

Unit I : The 8086 Microprocessor

Introduction to 8086 - Microprocessor architecture - Addressing modes - Instruction set and assembler directives - Assembly language Programming - Modular programming - Linking and Relocation - stacks Procedures - macros - Interrupts and Interrupt service routines - Byte & String manipulation.

Introduction to 8086

- * 8086 µp is an enhanced version of 8085 µp that was designed by Intel in 1976.
- * It is a 16-bit µp having 20 address lines and 16 data lines that provides up to 1MB storage.
- * It consists of powerful instruction set, which provides operations like multiplication and division easily.
- * It supports two modes
 1. Maximum mode
 2. Minimum mode
- * maximum mode is suitable for system having multiple processors and minimum mode is suitable for system having a single processor.

Microprocessor Architecture

- * Basically it is divided into two units namely,
 - Bus Interface unit
 - Execution unit

Bus Interface Unit (BIU):

- Performs all external bus operation
- BIU consists of
 - Instruction Queue
 - Segment Register & Instruction pointer

- Memory addressing logic
- Bus Interface logic

EU (Execution Unit)

- * It Contains control circuitry, instruction decoder, ALU, General purpose Registers & flag register.
- * The execution unit is responsible for decoding and executing all instructions
- * It provides address to BLU for fetching data/instruction.

ALU:

- * 16 bit arithmetic and logic unit performs arithmetic operations such as addition, subtraction, Multiplication, Division, Increment Decrement etc, and Logical operations like AND, OR, XOR, NOT etc.


General Purpose Register:

- These registers can be used as 8-bit registers individually or can be used as 16-bit in pair to have AX, BX, CX and DX.
- 1. AX register (Accumulator Register) - stores operands for arithmetic operation.
- 2. BX (Base register) : Used as Base reg while computing data memory address.
- 3. CX (Count register) : It is defined as a counter.
- 4. DX Register : DX register is used to contain % offset address for I/O instruction.

Segment base Register & an Instruction Pointer (IP)

- i) code Segment Register (16 bit)
- ii) Data Segment Register (16 bit)
- iii) Stack Segment Register (16 bit)

Memory Interface



(iv) Extra Segment Register (16 bit)


(v) Instruction Pointer - It is referred as Program Counter.

Pointers Registers & Index Registers

- Stack Pointer & Base Pointer
- Source Index & Destination Index
- all the registers are 16 bit - holds offset address

Flag Registers :






- A flag register is a flip flop which indicates some condition produced by the execution of an instruction or controls certain operations of the EU.



* 6 status flags

* 3 are control flag.

8086 programmer's model



- * The 8086 has 20 address lines & total 1 MB of memory may be interfaced to it.
- * The memory space is divided into 4 segments - each of 64 KB

- * The segments are code segment, data segment, stack segment and extra segment.
- * There are 4 segment registers namely code segment (CS), data segment (DS), stack seg (SS) & Extra Seg (ES).
- * These segment reg store the starting addr of the seg in the memory.
- * The pointer and index registers such as stack pointer, base pointer, source index & destination reg are the 16 bit reg used to holds the offset address.
- * Instruction pointer (IP) which is also known as Program Counter. It provides the offset address to the code segment.
- * There are 4 General purpose registers. They are AX, BX, CX, DX. All the registers are 16 bit.
- * Flag reg are 16 bit registers.
- * Flag reg are also known as Program Status word.
- * It indicates the status of the processor.
- * There are 9 flags in 8086. In which 3 are control flags and 6 are status flags.
- * The control flags are direction flag, trap flag & interrupt flags.
- * The status flags are zero flag, sign flag, parity flag, carry flag and auxiliary carry flag, overflow flag.

Instruction Set of 8086

- * An Instr is a command to the CPU to perform a given task on a specified data.
- * Each Instr has two parts.
 1. Opcode (operation code) — specifies the task (operation) to be performed
 2. operand — specifies the data to be operated on.
- * The 8086 has more than 80,000 instr.

Classification of instruction set:

1. Data transfer
2. Arithmetic
3. Bit Manipulation
4. Program Execution transfer
5. String
6. Processor control.

Data transfer Instructions

- * used to transfer data from source to destination
- * Exa: Mov Des, Src (Mov destination, source)
↓
reg/mem

reg, mem, Immediate
operand

- * PUSH operand:

- pushes operand into top of stack.

- Exa: PUSH BX

- * POP Des:
destination

- pops the operand from top of stack to destination

- Exa: POP AX.

- XCHG Des, Src :

- * Exchanges Source & Destination
- * Exa: XCHG DX, AX.

- IN accumulator, Port address :

- * transfers the operand from specified port to accu^{reg}

- * Exa: IN AX, 0028_H.

- OUT port addr, accumulator .

- * transfers the operand from accumulator to specified port

- * Exa: OUT 0028_H, AX.

- LEA Reg, Src : Transferring offset addrs from one register to another

- * Loads the 16 bit Reg with the offset address .

- * Exa: LEA BX, [DE].

- LD~~S~~ Reg, Src :

- * Loads the reg and DS with words from memory source

- * Exa : LD~~S~~ BX, [0301]_H.

- LES Reg, Src :

- * Similar to LDA .

- * Exa: LES BX, [0301]_H:

- LAHF - copies lower byte of flag reg to AH.

- SAHF - copies content of AH to lower byte of flag reg.

- PUSHF - Pushes flag reg to top of stack

- POPF - pops the stack top to flag reg .

Arithmetic Instructions:

ADD dest, src :

- * adds byte to byte or word to word
- * Exa: ADD DX, AX - adds words

ADC dest, src :

- * add with carry
- * Exa: ADC DX, AX ($\Rightarrow DX + AX + CF$)

→ Carry flag
Bent about

SUB dest, src :

- * subtracts byte from byte or word from word.
- * Exa: SUB DX, AX.

SBB dest, src :

- * Subtracts with borrow.
- * SBB DX, AX: $DX - AX - CF$
- * carry flag (CF) acts as a borrow flag.

INC src :

- * increments byte/word by one.
- * Exa: INC AX.

DEC src :

- * decrements byte/word by one.
- * Exa: DEC AX.

AAA (ASCII Adjust after addition)

- * This instr allows us to add the ASCII codes.

Other ASCII Instr

- * AAS (ASCII adjust after subtraction)
- * AAM (" " " Multiplication)
- * AAD (" " " Division)

→ number (0-9) are
represented as
30-39H in hex

- DAA - (Decimal adjust after addition)
 - * It is used to make sure that the result of addition of BCD numbers is adjusted to be a correct BCD number.
 - * It works only on AL reg.
- DAS - (Decimal adjust after subtraction)
 - * 111st to DAA.
- NEG src:
 - * It creates 2's complement of a given number.
 - * It changes the sign of a number.
- * CMP dest, src:
 - * Compares dest & source data by subtracting the source from destination.
- * MUL src:
 - * Unsigned Multiplication
 - * Exa: MUL BX. \rightarrow AX * BX
- * IMUL src:
 - * Signed Multiplication
 - * Exa: IMUL BX \rightarrow AX * BX
- * DIV src:
 - * Unsigned division
 - * Operand stored in AX ; divisor is src (reg / mem)
 - * result stored as AH = remainder ; AL = quotient
- * IDIV src:
 - * Signed division inst.
- * CBW (convert Byte to word)
 - * Converts byte in AL to word in AX.
 - * Conversion is done by extending the sign bit of AL throughout AH.

• Convert word to double word.

+ converts word in AX to double word in DX; AX

* conversion is done by extending the sign bit concatenation of AX throughout DX.

Bit Manipulation Instructions

* These instru are used at the bit level.

* These instru can be used for:

- Testing a zero bit
- set/reset a bit
- shift bits across registers.

NOT src

* complements (1's complement) src (reg/mem location)

AND dest, src:

* performs AND operation

* Exa: AND AL, 08H

OR dest, src:


* performs OR operation

* OR AL, 08H


XOR dest, src:

* performs xor operation

SHL/SAL: shift bits of byte/word left : put zero's in LSB's




SHR: shift bits of byte/word right : put zero's in MSB's.



SAR

- shift byte/word right : copy old MSB into new



Rotate Instructions

- ROL dest, count
 - * rotate bits of byte/word left, MSB to LSB and to CF

- ROR dest, count
 - * rotate bits of byte/word right, LSB to MSB and to CF

- RCL dest, count:
 - * Rotate bits of byte/word left, MSB to CF, & CF to LSB

- RCR dest, count:
 - * rotate bits of byte/word right, LSB to CF & CF to MSB

Program Execution Transfer Instructions

- * These instr cause change in the sequence of the execution of instr.
- * This change can be through a condition or sometimes unconditional
- * The conditions are represented by flags.
- CALL dest:
 - * This instr is used to call a subroutine or function or procedure.
- RET:
 - * It returns the control from procedure to calling pgm.
 - * Every CALL instruction should have a RET.

JP dest:

- * This instr is used for unconditional jump from one place to another.
- * Exa: $JMP 2000H$.

Conditional Jumps - Jxx dest

- * All the conditional jumps follows some conditional statements / any instr that affects the flag.

- * Jc - Jump if carry : $CF = 1$
- * JE - Jump if equal : $ZF = 1$
- * JNC - Jump if Not carry : $CF = 0$
- * JNE - Jump if Not Equal : $ZF = 0$
- * JZ - Jump if zero : $ZF = 1$
- * JNZ - Jump if not zero : $ZF = 0$
- * JPE - Jump if Parity Even : $PF = 1$
- * JPO - Jump if parity odd : $PF = 0$

Loop dest : — looping instr.

- * The no. of times looping is required is placed in the CX-reg.
- * with each iteration, the contents of CX are decremented

String Instructions

- Sequentially stored bytes/words.
- By using string instr, the size of the Pgm considerably reduced.
- CMPS dest, Src :
 - * Compares the string bytes/words.
- SCAS String :
 - * Scans string.
- Movs / MOVSB / MOVSW :
 - * moves ~~string~~ the byte/word from one string to another.
 - * DS - Source string ; ES - Destination string
- REP (repeat) :
 - * used to repeat the given instr until cx \neq 0
 - * Exa : REP MovSB

Processor Control Instructions

- These instr controls the processor itself.
- STC - Sets the carry flag : CF = 1
- CLC - Clears the carry flag : CF = 0
- CMC - Complements the carry flag :
- STD - Sets direction flag : DF = 1 — string bytes are accessed from higher memory address to lower memory address.
- CLD - Clears direction flag : DF = 0
 - string bytes are accessed from lower memory address to higher memory address.

Operands

* Types of operand

- Bytes (8)
- words (16)
- short integers (8)
- integers (16)
- Double words (32)
- Long integers (32)

• Strings — Is a series of bytes / a series of words stored in sequential memory locations.
(alphanumeric characters)

Mov AL, BL

Mov BL, 06₁₆

Mov BX, [2403]_H

Op code

Op word

Variables

Operand Addressing

* Addressing modes specifies the location of the operand and also how its location may be determined.

Assembler Directives :-

* Assembler Directives are the instructions that direct the assembler to do something.

- * Assembler : is a program that accepts an ALP as input converts it into an object module & prepares for loading the pgm into memory for execution.
- * Loader(Linker) further converts the object module prepared by the assembler into executable form, by linking it with other object modules & library modules.

- * Thus the basic task of an assembler is to generate object module & prepare the loading & linking.

Directives

- * also called as pseudo operations that control the assembly process.
- * They indicate how an operand/section of a P to be processed by the assembler. They generate S_i store information in the memory.

• ASSUME:

- * It is used to tell the assembler the name of logical segment it should use for a specific segment

Exa:

ASSUME CS:CODE

ASSUME DS:DATA

• EQU:

- * Equates a numeric, Ascii or label to another label

Exa :

Data SEGMENT

Num1 EQU 50_H

Num2 EQU 60_H

Data ENDS

- * Numeric value 50_H and 60_H are assigned to Num1 & Num2.

ORG

* changes the starting offset addr of the data in the data segment.

exa: ORG 100_H

100 data1 DB 10_H.

* It can be used for code too.

PROC & ENDP:

* indicate the start and end of the procedure. They require a label to indicate the name of the procedure

* NEAR : the procedure resides in the same code segment (local)

* FAR : resides at any location in the memory.

* Exa:

Add PROC NEAR .

ADD AX, BX

MOV CX, AX

RET

Add ENDP

- Proc directive stores the contents of the register in the stack.

SEGMENT and ENDS :

* indicate the start & end of a segment

* Exa: INST SEGMENT

ASSUME CS:INST, DS:DATA W

INST ENDS

* informs the assembler that the names of procedures
labels declared after this directive have been already de-
clared in some other assembly language modules.

- DB define Byte
- DW define Word
- DD define double word
- DQ define 10 bytes

Exa:-

Data1 DB 10H, 11H, 12H.

Data2 DW 1234H.

- DUP - Memory is reserved for use in the future

* duplicate(^{dup}) directive creates an array and stores a zero

Exa:-

Data1 DB 5 DUP(?) array of 5 elements
Zero is stored in each

Data1 DB 5 DUP(?) Reserves memory, but leave uninitialized.

- ALIGN:

* align directive forces the assembler to align the next
segment at a address divisible by specified divisor

Exa

Align number

Align 2 : Storing array from an even addr

Addo xx

Add1 yy

Add2 xx

The data xx is aligned to the even addr

Lock — Lock Bu

(2M)

- It is used to avoid two processors from updating the same data location.
- This should only be used to lock the bu prior to XCHG, MOV, IN & OUT Instructions.

Nop — No operation:

- This is a do-nothing Instruction.
- It is most useful for patching code segments.

Assembly Language Program:-

- Writing assembly language programs for 8086 is slightly different from that of writing assembly language programs for 8085.
- In addition to the Instructions that are meant for solving the problem, some additional Instructions are required to complete the Programs.

Assembly Language Program:-

- An 8086 assembly Language program has five columns namely

- Address
- Data or code
- Labels
- Mnemonics
- Operands
- Comments

Address:-

- The address Column is used for the address or offset of a code byte or a data byte

Data or Code:-

- The data bytes or Code bytes are put in the data or Code Column

Labels:-

- A Label is a name which represents an address referred to in a jump or call instruction
- Labels are put in the labels Column

Operands :-

- Operands Column Contains the register memory location or data acted upon by the Instructions.

Comments: It gives space to describe the function of Instruction for future reference.

Assembly Language program:


Addition:-

Mov AX, [1100]

ADD AX, [1102]

Mov [1200], AX

HLT




Subtraction:-

Mov AX, [1100]

SUB AX, [1102]

Mov [1200], AX

HLT



Multiplication:-

Mov AX, [1100]


Mov BX, [1102]

MUL BX

Mov [1200], AX

Mov [1202], DX

HLT



Modular programming

The formulation of Complex programs from numerous Small Sequences Called Program modules (or simply module)

- Each of which performs well-defined task. Such formulation of Computer Code is referred as Modular programming.

Linking and Relocation :-

The general process for creating and executing a program is shown in fig:-




fig: creation and Execution of a program

Modular Programming

- * Programming task is divided into subtasks, separate modules (programs) are written for performing subtasks.
- * Each module is tested separately.
- * The common routines required in modules are written in separate module and they are 'called' from individual modules as per requirements.
- * Programming done in this fashion is called Modular programming

Advantages:-

- * Code is short, simple & easy to understand.
- * Easier to test, design and debug.
- * It is easy to do modifications.
- * Documentation can be easily understood.

There are two techniques are involved to combine the modules.

- * Control coupling : defines how and when the modules are created entered and exited.
- * Data coupling : defines how information is communicated between modules.


- * The Assembly Language Components used for the development of modular program are,
 1. Structures : They allow data to be stored so that they can be readily accessed.
 2. Procedures/ subroutines
 3. Macros .

Linking and Relocation:


- * Generating machine code from Assembly Language Program manually is very time consuming and complex process.
- * Thus assembly language tools such as assembler, linker, loader and debugger are used to develop & execute assembly language programs .

Steps in Program development and execution

1. Write an assembly language program which is an i/p to the assembler
2. The assembler translates the ALP to object code (Binary equivalent) * Time required to translate assembly code to object code is called assemble time
3. * During assembling process, assembler checks for Syntax errors & display them .



- 3) At link time, the separately assembled modules are combined into one single module, by the linker.
- 4) At load time, the program loader copies the pgm into the computer's main memory, & at execution



time, program execution begins

SEGMENT COMBINATION

- * The segments with different names can not be combined.
- * The segments with the same name are joined together accordingly to the combine-type specified in the segment directives.

Segment name SEGMENT Combine-type

- * There are 5 possible combine-types:

1. PUBLIC : Segments are concatenated into a single segment in the order specified by the linker command.
2. COMMON : Segments are overlaid so that they have the same starting address.
3. STACK : Combined to form one large stack.
4. AT : to determine the starting address of the segment in memory.
5. MEMORY : It is placed at the last of load module.




Fig : Generated load modules.

Source module 1

```

DATA SEGMENT COMMON
:
DATA ENDS
CODE SEGMENT PUBLIC
:
CODE ENDS

```

Source module 2

```

DATA SEGMENT COMMON
:
DATA ENDS
CODE SEGMENT PUBLIC
:
CODE ENDS .

```

Source module 1

```

MY_STACK SEGMENT STACK
DW 50 DUP (?)
MY_STACK ENDS
:

```

```

MY_STACK SEGMENT STACK
DW 100 DUP (?)
MY_STACK ENDS .

```

Access To External Identifiers:

- * The Variables and/or Labels defined in the module itself are called Local identifiers.
- * If they are not defined in the module & defined in one of the other modules being linked, they are called external (global) identifiers.
- * Two assembly directives are used : They are
 1. PUBLIC
 2. EXTRN
- * If a Variable/procedure is declared as PUBLIC - then the variable/procedure can be accessed from other modules.
- * If a Variable/procedure is not in this module but it has to access from other module, then EXTRN directive should be used .

STACK

- * Stack is a portion of RAM set aside by the system for the purpose of storing information temporarily.
- * When the information is written on the stack, the operation is called Push.
- * When the information is read from stack, the operation is called Pop.

Stack structure of 8086

- * 8086 has 16 bit stack pointer reg (SP)
- * For stack operation, the physical address is produced by adding the content of stack pointer reg to the segment base ~~reg~~ address in SS.

$$\boxed{\text{Physical addr} = \text{SS} \times 10_4 + \text{SP}}$$

Push Operation

- * The push instr decrements the stack pointer and copies a word from some source to the location in the stack pointed by the SP.

* Exa: PUSH AX .

Pop Operation :

- * The POP inst copies a word from the stack location pointed by the stack pointer to the destination .
- * After the word is copied to destination , the SP automatically incremented by two .

* Exa: POP DX

Procedures/Subroutine

- * Procedure is a group of instructions stored as a separate program in the memory and it is called from the main program whenever required.
- * If the procedure/subroutine is in the same code segment where the main program is stored, then it is called near procedure.
- * If it is in different segment, then it is called far procedure.

Instructions used

- * CALL - Used to transfer execution to a Subpgm/procedure
- * RET - it will return the execution from a procedure to the next location after the CALL instr.

Reentrant Procedure :-

- * In some situations it may happen that procedure1 is called from main pgm, procedure 2 is called from procedure 1 and procedure1 is again called from procedure 2.




Fig: Flow of pgm execution for reentrant procedure

Recursive Procedure

- * A recursive procedure is a procedure which calls itself.
- * They are used to work with complex data structures called trees.

Exa: Pseudo-code

Procedure Recursive


If $N \neq 0$

 decrement N
 CALL ~~Procedure~~ Recursive

else

 Return

Flow diagram



Passing Parameters

- * There are 4 ways to pass parameters to and from the procedure.

1. Using Registers.
2. Using general memory.
3. Using pointers.
4. Using Stack.

- Macro is a group of instructions
- * The Macro assembler generates the code in the program each time where the macro is 'called'
 - * Macros can be defined by MACRO and ENDM assembler directives.
 - * Macro Sequences execute faster than procedures.

Comparison b/w Procedure & Macro

Procedure	Macro
1. Accessed by CALL & RET insts during pgm execution	Accessed during assembly with name given to macro when defined.
2. Machine code for instr is generated <u>only once</u>	* Machine code is generated each time when macro is called.
3. Less memory is required	* Macros require more memory.
4. Parameters can be passed In reg, memory locations or stack.	* Parameters passed as part of Statement which calls Macro.

Passing Parameters in Macro

In Macro, parameters are passed as a part of statement which calls macro.

Example

```

• DATA
  DB 10,13,'Studentname :$'
  MES DB 10,13,'Studentaddress :$'

• CODE
START:
  Mov Ax,@data} initialise
  Mov DS,Ax } data segment
  PROMPT MES1
  PROMPT MES2 } parameters
  Mov AH,4CH
  INT 21H
END START

```

dummy argument ↑
 PROMPT MACRO MESSAGE ; define macro with MESSAGE
 MOV AH,09H }
 LEA MESSAGE }
 INT 21H } a parameter
 ENDM ; - end macro

Body of macro definition

- * The parameters can be passed in macro with the help of dummy argument.

Local Variable in a Macro

- * A Local Variable defined in the Macro is available in the macro, however it is not available outside the macro.
- * It must be defined using LOCAL directive immediately after MACRO directive.

Nested Macros

- * When Macro call appears within a macro definitions, the macros are called nested macros.

Exa:- INSIDE MACRO

```

  MOV AH,09H .
  ENDM

```

```

OUTSIDE MACRO
  MOV CH,CL
  INSIDE
  MOV BH,AH
  ENDM

```

- * In the body of the macro OUTSIDE, the macro INSIDE is called.

Interrupts and Interrupt Routines:

414

- It is necessary to execute one of some special routines whenever certain conditions exist within a program or the computer system by a computer automatically.
- The action that prompts the execution of one of these routines is called an "interrupt" and the routine that is executed is called an interrupt routine.

There are two classes of Interrupts:-

- 1) Internal Interrupts
- 2) External Interrupts

Internal Interrupts:-

- Internal interrupts are the interrupts which are initiated by the state of the CPU or by an instruction.

eg) Division by Zero or special Instructions.

External Interrupts:-

- External interrupts are those interrupts which are caused by a signal being sent to the CPU from elsewhere in the Computer System.

eg) I/O device to be serviced by the CPU

- An Interrupt Service routine is similar to a Procedure in that it may be branched to, from any other program and a return branch is made to that program after the interrupt routine has executed.
- The PSW and the registers used by the routine must be saved & restored and the return must be made to the instruction following the last instruction executed before the interrupt.




Fig: Interrupt Response.

• Types of Interrupt:

- 1) Divide by zero Interrupt (Type 0)
- 2) Single step Interrupt (Type 1)
- 3) Non maskable Interrupt (Type 2)
- 4) Breakpoint Interrupt (Type 3)
- 5) Overflow Interrupt (Type 4)

1) Divide by zero Interrupt (Type 0) :-

When the quotient from either a DIV or IDIV instruction is too large to fit in the result register; 8086 will automatically execute type 0 interrupt.




fig) 8086 Interrupt Vector Table

2) Single step Interrupt (Type 1) :-

In single step mode, System will execute one instruction and wait for further direction from user. After examining the contents & memory location and if they are correct then only user will tell the system to execute next instruction. By setting the Trap flag we can enable the single step interrupt.

3) Non maskable Interrupt (Type 2)

This interrupt cannot be disabled by any software instruction by setting NMI pin of 8086 mp. This interrupt will be enabled.

4) Break point Interrupt (Type 3)

By the name itself tells that, it is used to implement Breakpoint function in the system. Breakpoint fun is often used as a debugging aid in case when single stepping provides more detail than wanted. When we introduce a breakpoint into the system it will execute the instruction upto the breakpoint and then goes to the breakpoint procedure. This procedure can have the contents of a reg, to be displayed, memory contents and other information required to debug the program.

5) Overflow Interrupt (Type 4)

The Type 4 Interrupt is used to check operation in the system. The 8086 Overflow flag will be represented in the destination register or memory location.

Another way to detect and respond to an overflow error in a program is to put the jump if Overflow instruction (J_O) immediately after the arithmetic instruction.

6) Software Interrupt (Type 0-255)

The 8086 INT instruction can be used to cause the 8086 to do one of the 256 possible interrupt types. The interrupt type is specified by the number as a part of the instruction. With the Software Interrupts we can call the desired routines from many different programs in a system
 eg) BIOS in IBM PC

7) Maskable Interrupt: (INTR)

- The 8086 INTR input can be used to interrupt a program execution.

- This interrupt is implemented by using two pins - INTR and INTA.

- The interrupt can be enabled or disabled by STI (IF=1) or CLI (IF=0) respectively.

Byte and String Manipulation:-

String Instructions:

- The string instructions can operate on only a single byte or word unless they are used with the REP Prefix & they are referred to as string primitives, or simply primitives.
- All of the primitives are 1 byte long. With bit 0 indicating whether byte ($\text{bit } 0=0$) or a word ($\text{bit } 0=1$) is being manipulated.
- There are five basic primitives and each may appear in one of the following three forms:

(or)

Operation Operand(s)

(or)

Operation B

Operation W

- In the first form is used, whether byte or word are to be operated on is determined by the type of the operand(s).
- In the second and third forms indicate byte and word respectively.
- The actual operands are determined by the contents of the SI, DI, DS and ES registers.


When working with strings, the advantage of the `Movs` and `Cmps` Instructions Over the `Mov` and `CMP` Instructions are:

- 1) They are only 1 byte long
- 2) Both operands are memory operands.
- 3) Auto-indexing obviates the need for separate incrementing or decrementing instructions, thus decreasing overall processing time.

Example for String primitives

Name	Mnemonic & format	Description
Move string	<code>Movs DST, SRC</code>	$(DI) \leftarrow (SI)$ Byte operand.
Move byte string	<code>Movsb</code>	$(SI) \leftarrow (DI) \pm 1$
Move word string	<code>Movsw</code>	$(DI) \leftarrow (DI \pm 1)$ Word operand. $(SI) \leftarrow (SI \pm 2)$ $(DI) \leftarrow (DI \pm 2)$

Fig: Possible Cases when moving data between overlapping areas



• Source Operand:

(The address of the operand is the sum of (SI) and $(DS) \times 16_{10}$) Unless the DS register is overridden by specifying the ES, CS or SS register as the segment register.

• Destination Operand:

(The address of the operand is always the sum of DI and $(ES) \times 16_{10}$)

The main reason for including an operand(s) in a primitive is that the inclusion of the source (and destination) identifier(s) tends to make the program more readable.

Using different segment registers for the source and destination allow the two string operands to reside in separate segments.

(The primitive also causes (SI) and/or (DI) to be automatically incremented or decremented)

Auto-incrementing or auto-decrementing is used is dictated by the DF flag in the PSW.

(If DF=1, the index registers are auto-decremented and If DF=0, they are auto-incremented,
For instance, if DF=0, then

MovSB

would cause the byte in $(SI) + (DS) \times 16_{10}$ to be moved to $(DI) + (ES) \times 16_{10}$ and the content of both SI and DI to be incremented by 1.

The two possible situations are for the source address to be greater than the destination address

In which case the first element in the source is to be moved first or for the source address to be less than the destination address, which requires the last element of the source to be moved first

String Comparison

```
        STRG1  
Mov  SI, OFFSET  
Mov  DI, OFFSET STRG2  
Mov  CX, LENGTH STRG1  
CLD  
NEXT: CMPS  STRG1, STRG2 ; Compare strg1  
      JNE   EXIT          ; With STRG2 AND  
      Loop  NEXT          ; BRANCH TO SAME IF  
      JMP   NEAR PTR SAME ; They are equal
```


Exit :

- The CMPS primitive can be used to compare strings of bytes or words
- If the two strings are equal and otherwise continues at EXIT.

REP PREFIX:

The 8086 Machine language includes a prefix that simplifies the use of string primitives with loops.

- This prefix has the machine code

 1111001z

where, for the

CMPS and SCAS primitives, the z bit helps control the loop. By prefixing Movs, LODs and STOs, which do not affect the flags, with the REP prefix 11110011, they are repeated the no of times indicated by the cx register or until the zbit does not match the ZF flag.

- In Assembler Language the prefix is invoked by placing the appropriate repeat (REP) mnemonic before the primitive. The REP mnemonics are defined in fig

MOVE : Movs STRING2, STRING1

Loop MovE

with

REP Movs STRING2, STRING1

not only is the code simplified, but the execution time is reduced from

$18 + 17 = 35$ clock cycles per iteration

to

$9 + 17 = 26$ clock cycles.

NEXT: CMPS STRING1, STRING2

JNE EXIT

Loop NEXT

JMP NEAR PTR SAME

Addressing modes of 8086

Unit 1

1) Immediate addressing mode :-

* data is given in instr itself.

* $\boxed{\text{MOV AX, } [1234]_H}$

2) Register addressing mode

* Data is given through reg

* $\boxed{\text{MOV AX, BX}}$

3) Direct addressing mode

* Memory addr is given

* $\boxed{\text{MOV AX, } [1234]_H}$

4) Indirect addressing mode

* register that has memory addr of data is given in instr

* $\boxed{\text{MOV AX, } [BX]}$

5) Base plus Index Reg addr mode

* Base reg - BX & BP

* Index reg - DI & SI

* $\boxed{\text{MOV AX, } [BX + DI]}$

6) Register Relative addr mode

* $\text{MOV AX, } [BX + 0003]_H$

displacement

7) Base plus index reg addressing mode

* $\text{MOV AX, } [BX + DI + 0003]_H$

8) String addressing mode

DS & SI - Source string

ES & DI - Destination string

* $\boxed{\text{MOVSB}}$

Instruction Set of 8086 (Unit-I)

- 1) Data transfer instructions
- 2) Arithmetic and Logical instructions
- 3) Branch and control instructions

Data transfer Instructions :-

- 1) MOV - Move — MOV AX, BX
- 2) PUSH — Push ~~into~~ into stack — PUSH BX
- 3) POP — POP from stack — POP BX
- 4) XCHG — Exchange — XCHG AX, BX
- 5) IN — input port — IN AX, Port address
- 6) OUT — output port — OUT AX, Port address
- 7) LEA — Load effective address — LEA AX, [DI]
- 8) LDS — Load Data segment — LDA AX, [1234]_H
- 9) LES — Load Extra Segment — LES AX, [1234]_H.

Arithmetic instructions

1. ADD — Addition — ADD AX, BX
2. ADC — Addition with carry — ADC AX, BX
3. SUB — Subtraction — SUB AX, BX
4. SBB — subtraction with borrow — SBB AX, BX
5. INC — Increment — INC AX
- 6) DEC — Decrement — DEC AX
- 7) NEG — Negation — NEG AX
- 8) CMP — Compare — CMP AX, BX

- a) MUL - Multiplication \Rightarrow MUL BX
 b) IMUL - Signed Multiplication
 \Rightarrow IMUL BX

Inst. set
8086
- unit - I

- 11) DIV - Division \Rightarrow DIV BX
 12) IDIV - Signed Division \Rightarrow IDIV BX

Logical Instructions (Bit Manipulation Instructions)

- 1) AND - AND operation - AND AX, BX
- 2) OR - OR operation - OR AX, BX
- 3) XOR - EXOR operation - XOR AX, BX
- 4) ROR - Rotate right - ROR AX
- 5) ROL - Rotate Left - ROL AX
- 6) RCR - Rotate right through carry
- 7) RCL - Rotate Left through carry

Branch Instructions (Program Execution transfer inst.)

Unconditional

- 1) JMP - Jump - JMP 2000_H
- 2) CALL - Call subroutine - CALL 2000_H
- 3) RET - return from subroutine - RET 2000_H

Conditional

- 1) JE - Jump if equal } ZF = 1
- 2) JZ - Jump if zero } ZF = 0
- 3) JNE - Jump if not equal } ZF = 0
- 4) JNZ - Jump if not zero } ZF = 1

- JC - Jump if Carry ; CF = 1
 JNC - Jump if not carry ; CF = 0

Loop - no. of times repeating is required is placed in CX register

8086 System Bus structure

8086 signals - Basic Configuration - System bus timing - System design Using 8086 - I/O programming - Introduction to multiprogramming - System Bus structure - Multiprocessor Configurations - Coprocessor, Closely Coupled and loosely Coupled Configurations - Introduction to advanced Processors.

8086 Signals (Pin diagram refer in Unit-I)Basic Configuration:

There are two types of modes in the 8086 they are

- Minimum mode
- Maximum mode

Minimum mode:

- The minimum mode is selected by applying logic to the MN/ \bar{M}_X input pin.
- This is a single microprocessor Configuration.

Maximum mode:


- The maximum mode is selected by applying logic to the MN/ \bar{M}_X input pin
- This is a multi processor Configuration.

i) Maximum mode:-

INTR

CLK

RES



COMMON SIGNALS:

Symbol

GND

Description

Ground

AD14 - ADO

-

O/p address during the first part of the bus cycle & Inputs or outputs data during the remaining part of the bus cycle

NMI

-

Nonmaskable Interrupt request - positive-going edge Triggered.

- INTR - Maskable Interrupt request - level Triggered
- Clk - Clock - 33% duty cycle
- RESET - Terminate activity clear Psw, Ip, Ds, Ss, Es and the Instruction queue and sets Cs to FFFF
- READY - Acknowledgment from memory or I/o interface
- TEST - Used in Conjunction with the Wait Instruction
- RD - Indicates a memory or I/o read is to be performed.
- MN/M_x - Cpu is in minimum mode when strapped to tsv and in the maximum mode when grounded
- BHE/S₇ - If 0 , the transfer is made on A D₁₅-A D₈ here Current transfer takes place , during the first part of bus cycle.
If 1 , the transfer is made on A D₇-A D₀ status S₇ is output during the latter part of bus cycle.

A19/s6 -
A16/s3

- During the first part of the bus cycle the upper 4 bits of the address are output. During the remainder of the bus cycle status is output s3 and s4 indicate the segment register.

s ₄	s ₃	Register
0	0	Es
0	1	Ss
1	0	Cs or none
1	1	Ds

s₆ gives current setting of IF

s₆ is always 0

AD15 - Same as AD14 - ADO

Vcc - supply voltage - $\pm 5V \pm 10\%$.

Maximum Mode signals ($M_N / \bar{M_X} = GND$)

Symbol

Description

Q_{S1}, Q_{S0}

Reflects the status of the Instruction queue.

S_0, S_1, S_2

Indicate the type of transfer to take place during the current bus cycle

S₂ S₁ S₀

- 0 0 0 — Interrupt acknowledge
- 0 0 1 — Read I/O port
- 0 1 0 — Write I/O port
- 0 1 1 — Halt
- 1 0 0 — Instruction fetch
- 1 0 1 — Read memory
- 1 1 0 — Write memory
- 1 1 1 — Inactive - passive

Lock

- Indicates the bus is not to be relinquished to other bus masters. It is initiated by a lock instruction prefix.

RQ/GT₁

- for inputting bus requests and outputting bus grants

RQ/GT₀

- Same as RQ/GT₁ except that a request on RQ/GT₀ has higher priority.

ii) Minimum Mode :-

fig : pin definition for Minimum mode

Symbol

Description

INTA

Indicates recognition of an interrupt request.

ALE

Indicate an address is available on address pin.

DEN

- output during the latter portion of the bus cycle and is to inform the transceivers that the CPU is ready to send or receive data.

DT/R

- Indicates to the set of transceivers where they are to transmit (1) or receive (0) data.

M/I_O

- Distinguishes a memory transfer from an I/O transfer.

WR

- When 0, it indicates a write operation is performed.


HLDA

- Outputs a bus grant to a requesting master.

HOLD

- Receives bus requests from bus masters.

fig shows the pin assignment for the minimum mode of 8086 pin diagram



System Bus Timing :-

I) Bus Timing for Minimum mode:

Timing for Read and write operation :

The Timing diagrams for input and output transfer for 8086 minimum mode.

i) When processor is ready to initiate the bus cycle it applies a pulse to ALE during T_1 . Before the falling edge of ALE, the address, BHE, M/I_O, D_{EN} and D_{T/R} must be stable (i.e) D_{EN} = high &


$DT/R = 0$ for input or $DT/R = 1$ for output.

- ii) At the Trailing edge of ALE, Tcs 74LS273 or 8282 latches the address.
- iii) During T_2 the address signals are disabled and $S_3 - S_7$ are available on $AD_{16}/S_3 - AD_{19}/S_6$ and \overline{BHE}/S_7 . Also \overline{DEN} is lowered to enable Transceiver.
- iv) In case of Input operation, \overline{RD} is activated during T_2 and AD_0 to AD_{15} in high impedance.
- v) If Memory or I/O interface can perform the transfer immediately. There are no waitstates and data is output on the bus during T_3 .
- vi) After the data is accepted by the processor \overline{RD} is raised high at the begining of T_4 .
- vii) Upon detecting the transition during T_4 , the memory or I/O device will disable its data signals.
- viii) For output operation, processor applies $\overline{WR} = 0$ and then data on the data bus during T_2 .
- ix) In T_4 , \overline{WR} is raised high & data signals are disabled.
- x) For either Input or Output operation, \overline{DEN} is raised during T_4 to disable the Transceiver.


and also $M/I\bar{O}$ is set according to the next transfer during next T_1 state. Thus the length of the bus cycle in 8086 is four clock cycle.

xi) When the memory or I/O device is not able to respond quickly during transfer, wait states (T_W) are inserted between T_3 and T_4 by disabling the ready input.


fig: Input (read operation)



It shows the input (read operation)



HOLD and HLDA Signal Timings in Minimum mode



It shows the HOLD and HLDA signal timing in Minimum mode system.

Minimum Mode of 8086:




Fig) Minimum mode 8086 System

Maximum mode of 8086:




Fig: Maximum mode 8086 system.

- The HOLD Pin is Sampled at leading edge of each clock pulse
- The 8086 activate HLDA in the next clock cycle and for succeeding bus cycles. It Control of all buses and Control buses handled over to the requesting master.
- The Control of bus is not regained by 8086 Until the requesting master does not inactive the HOLD pin.
- After inactivation of HOLD_{SL1}, 8086 regains the Control of bus & inactivates the HLDA_{SL1}.

II. Bus Timings for Maximum mode


Timing for Read and Write operation

- i) $S_0, \overline{S_1}, \overline{S_2}$ are set at the beginning of bus cycle. On detecting a change in passive state $\overline{S_0} = \overline{S_1} = \overline{S_2} = 1$.
- ii) The 8288 bus Controller will output a pulse on its ALE and applied required s/l/e to DT/R Pin during T_1 .
- iii) In T_2 , 8285 will set DEN=1, thus enabling transceiver

For an Input, 8288 will activate \overline{MRDC} or \overline{IORC} . These signals are activated until T_4 .

For an Output, the \overline{AMHC} or \overline{AIOWC} is activated from T_2 to T_4 & \overline{MWTC} or \overline{IOWC} is activated from T_2 to T_4 .

- iv) The status bits $\overline{S_0}$ to $\overline{S_2}$ remain active until T_3 , and become Passive during $T_3 \& T_4$.
- v) If ready input is activated before T_3 ,
Wait state will be inserted between $T_3 \& T_4$



It shows the timing diagram of Input transfer of Maximode on the fig . It performs on read operation .

fig : Output (Write operation)





fig: Timing for $\overline{RQ}/\overline{GT}$ signals:



It shows the timings for bus request and bus grant signals.

- i) The $\overline{RQ}/\overline{GR}$ pins are sampled at the rising edge of each clock pulse and if a request is detected the 8086 will apply a grant pulse to the $\overline{RQ}/\overline{GR}$
- ii) The Grant signal will not be sent until the second byte of a word reference is accessed.
- iii) The first pulse of an Interrupt acknowledgment did not occur during the previous bus cycle.
- iv) After activation of grant pulse, requesting master takes the control of bus.

This master may control the bus for only one bus cycle

When it is ready to relinquish the bus it will send the processor release pulse over the same line then it made its request.

System Design Using 8086:-

Design a Micro Computer System with following specifications:

- a) 8086 CPU working at 5MHz. 8087 math-Coprocessor and Control Circuitry
- b) 8k byte of EPROM to store operating software using $8k \times 8$ (2764) memory device
- c) 64k byte of SRAM using (6264) Memory chips and suitable decoding Circuitary

d) Input output device using ppi

1. Two 8 bit programmable input port

2. Two 8 bit programmable handshake output port

Draw neat schematic diagram of each board,

draw System memory and I/O map design

decoding Circuitry and explain the system

Assume memory requires one wait state for the Cpu.

Soln:

Step ①: Cpu operates at 5MHz with 8087

For 32k bytes of EPROM, four 2764 (8k x 8) memories will be required

For 64k bytes of SRAM, eight 6264 (8k x 8) memories will be required.

8255(1) required for two 8 bit programmable i/p port

8255(2) required for two 8 bit programmable handshake output port.


One port from 8255(1) will not be used. It will be NC.

Step ②: EPROM and SRAM has A₀ to A₁₂ lines

8255 has A₀ and A₁ lines only

Map of 8086 system

Table 1: Map of the System



Address :

EPROM : F8000H onwards

SRAM : 00000H onwards

8255(1) : 0000H | 0002H | 0004H | 0006H

8255(2) : 0001H | 0003H | 0005H | 0007H

Decoder logic will use A19 to A14 address lines only.

Step ③ : PAL decoder logic:




Table : 2

A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	Device enabled
1	1	1	1	1	0	EPROM set 1
1	1	1	1	1	1	EPROM set 2
0	0	0	0	0	0	RAM set 1
0	0	0	0	0	1	RAM set 2
X	X	X	X	0	0	8255(1) / (2)

Step 4: Equations:

$$CSE\text{PROM}1 = A_{19} \cdot A_{18} \cdot A_{17} \cdot A_{16} \cdot A_{15} \cdot \overline{A_{14}} \cdot MIO$$

[Memory device]

$$CSE\text{PROM}2 = A_{19} \cdot A_{18} \cdot A_{17} \cdot A_{16} \cdot A_{15} \cdot A_{14} \cdot MIO$$

$$CSRAM1 = \overline{A_{19}} \cdot \overline{A_{18}} \cdot \overline{A_{17}} \cdot \overline{A_{16}} \cdot \overline{A_{15}} \cdot \overline{A_{14}} \cdot MIO \cdot A_0 + \\ \overline{A_{19}} \cdot \overline{A_{18}} \cdot \overline{A_{17}} \cdot \overline{A_{16}} \cdot \overline{A_{15}} \cdot \overline{A_{14}} \cdot MIO \cdot \overline{BHE}$$

$$CSRAM2 = \overline{A_{19}} \cdot \overline{A_{18}} \cdot \overline{A_{17}} \cdot \overline{A_{16}} \cdot \overline{A_{15}} \cdot A_{14} \cdot MIO \cdot A_0$$

$$+ \overline{A_{19}} \cdot \overline{A_{18}} \cdot \overline{A_{17}} \cdot \overline{A_{16}} \cdot \overline{A_{15}} \cdot A_{14} \cdot MIO \cdot \overline{BHE}$$

$$Cs8255 = + \overline{A_{15}} \cdot \overline{A_{14}} \cdot MIO \cdot A_0 + \overline{A_{15}} \cdot \overline{A_{14}} \cdot \overline{MIO} \cdot \overline{BHE}$$

(I/O device)

Steps: Circuit diagram:-

Here 8086 operates in a Maximum mode

∴ 8086 Interface is standard.





fig. P086 operates in Maximum mode

I/O programming :-

The Basic Architecture of a Single bus Computer system.



- All peripheral and mass storage devices are connected to the system bus through interfaces.
- Each interface contains a set of registers, called I/O ports, through which the CPU and memory communicate with the interface's external device.
- Some of the ports are for buffering data to and from the CPU and memory.
- Some are for holding status information about the device and interface so that it can be examined by the CPU.
- & some are for retaining the commands sent


from the CPU to control the actions taken by the interface and devices.

- The 8086-based systems, permit the establishment of two address space
 - i) I/O space
 - ii) Memory space
- The Control bus that indicate whether the address on the address bus is in the I/O space or the memory space.
- The system that has separate I/O and memory address spaces must have different instructions for communicating with the I/O ports.
- An output from the CPU to a control or bus port is made by putting the address on the address bus.
- An input from a inputport is accomplished by putting the address and Control signals on their respective buses.
- If an Interface has four ports, it must be designed to accept four addresses.
- The Types of I/O
 - i) Programmed I/O
 - ii) Interrupt I/O
 - iii) Block Transfer & DMA

Interface for the programmed I/O Examples:

The address of the data-in buffer register being 0052 of the data-out buffer being 0053, and of the status register being 0054. A 1 in bit 1 of the status register indicates that the data-in buffer register contains a byte to be input and a 1 in bit 0 indicates that the data-out buffer register is empty.

- When Bit 1 is set when a byte is input from the device and cleared when the byte is input from the interface.
- When Bit 0 is cleared when a byte is output to the interface and set when it is output to the device.



i) Programmed I/O:

- Programmed I/O consists of performing an I/O operation with the interface when its status indicates that it has data to be input or its data-out buffer register is ready to receive data from the CPU.

A typical programmed input operation is flowcharted. The flow chart assumes that a sequence of bytes or words is to be input and each byte or word is brought into the CPU.





fig) Programmed Input

Interrupt Driven I/O:-

When the CPU is asked to communicate with devices, it services the devices. e.g. each time you type a character on a keyboard, a keyboard service routine is called. It transfers the character you typed from the keyboard I/O port into the Processor and then to a data buffer in memory. The Interrupt driven I/O technique allows the CPU to execute its main program and only stop to service I/O device as shown in fig




This method provides an external asynchronous input that would inform the processor that it should complete whatever instruction (i.e.) currently executed & fetch a new routine.

Once this servicing is completed, the processor would resume exactly where it left off.

Direct Memory access (DMA) Transfer


- In software Control data transfer , Processor executes a series of Instruction to carry out data transfer.
 - for each Instruction execution fetch , decode and execute phases are required
- fig shows the flow chart to transfer data from memory to I/o device.



- Finally it asserts both I/O read and memory write signals on the Control bus.
- ✓ Asserting the I/O read signal enables the disk Controller
- ✓ Asserting the Memory write signal enables the addressed Memory
- In this technique data is transferred directly from the disk Controller to the Memory location without passing through the processor or DMA Controller.

After Completion of data transfer, the HOLD SIGNAL is deasserted to give control of all buses back to the processor.

Fig shows the interaction between processor & DMA



DMA operation:-

- DMA Controlled data structure is used for large data transfer for(eg) To read bulk amount of data from disk to Main memory.
- To read a block of data from the disk Processor Sends a Series of Commands to the disk Controller device telling it to search & read the desired block of data from the disk.
- When disk Controller is ready to transfer first byte of data from disk, it Sends DMA request DRQ signal to the DMA Controller.
- The DMA Controller sends a hold request HRQ, Signal to the processor HOLD input.
- Then the processor responds this HOLD signal by floating its bus and sending out a hold acknowledgement signal HLDA, to the DMA Controller.
- When the DMA Controller receives the HLDA signal .it takes the Control of system bus.
- When the DMA Controller gets Control of the bus. it Sends the memory address where the first byte of data from the disk . It also Sends a DMA acknowledgement to the disk Controller device .

Introduction to Multiprogramming

Introduction:

- Multiprogramming is the technique of running several processes at a time using timesharing. It allows a Computer to do several things at the same time.
- Multiprogramming creates logical parallelism
- The Concept of multiprogramming is that the Operating System keeps several processes in memory simultaneously
- The operating system selects a process from the process pool & starts executing a process
- Multiprogramming improves the system performance by overlapping the I/O operation & CPU operation.

Fig a) Shows how two processes are executed in a Uni-processing manner





Fig b) Show how processes are executed using multiprogramming approach.



- In Uniprogramming, After Completion of subtask C1-1 CPU has to wait for I/O operation to Complete During this period, Process 1 is not utilizing the CPU time because it is busy in I/O operation.
- After Completion of I/O operation I1-1 CPU starts Processing of subtask C1-2.

Similar description applies to I1-2 and Subtask C1-3, In this way, Process 1 is executed & then process 2 is executed.

- In Multiprogramming, after Completion of subtask C1-1 CPU, The CPU time is utilized by subtask C2-1 of Process 2. At the time, I/O operation I1-1 of process 1 is Completed & hence it is resumed to process Subtask C1-2 of Process 1.

In this way CPU & I/O operations are overlapped & overall processing time is reduced.

Multiprocessor Configuration:

* If a pp sm contains two or more components that can execute insta independently, then the sm is called multiprocessor System.

Advantages:

- * Improves cost/performance ratio.
- * Tasks are divided among the modules. If failure occurs it is easier and cheaper to find and replace the malfunctioning processor.

Types:

1. closely coupled configuration
2. loosely coupled configurations

Closely coupled Configuration:

* In the closely coupled sm (ccs) the processors or supporting processors (coprocessor, maths processor) share ① clock generator, ② bus control logic, ③ entire memory and ④ I/O subsystem.

* Communicate through a shared main memory.


Disadvantage

* Performance degradation due to memory contentions

Uses (Advantages)

* High Speed & real time processing

Closely Coupled S/m:-



- * The CPU (8086) is the master.
- * The Supporting processor is the slave.
- * In CCS, no special insti such as WAIT or ESC is used.
- * Communication b/w host & independent processor is done through memory space.




Fig: Interaction b/w CPU & Independent Processor


- * the host sets up a task message in memory and wakes up independent processor by sending command to ~~the~~
- * the independent processor then accesses the memory to read task and executes the task in parallel with the host.
- * when the task is completed, the external processor informs the host processor about the completion of task by using either a status bit or an interrupt request.

Loosely Coupled Multiprocessor Configuration

- * In Lcs, each processor has a set of I/p/O/p devices & a Large Local memory.
- * The processor, memory, & I/O interfaces are together called Computer module.
- * Computer modules communicate by exchange messages through a Message Transfer System (MTS)
- * this Sm is also referred as distributed systems.
- * Efficient, when the interactions b/w tasks are minimal.

Loosely Coupled Sm using 8086

- * it has different modules. Each module may consist of an 8086, another processor or a coprocessor or closely coupled configuration
- * each processor has its own memory and I/O devices
- * they can share only the Sm resources



Loosely Coupled Configuration

Advantages

- 1) Better S/m throughput
- 2) parallel processing
- 3) More flexible
- 4) Failure in one module does not cause a breakdown of the entire S/m.

Q. 7.

closely coupled s/m

- + A multiprocessor s/m with common shared memory.
- 2. Information can be shared among the CPU's by placing it in the common global memory.
- 3. Parallelism can be implemented less efficiently.
- 4) System structure is less flexible

Loosely coupled system

- 1) A multiprocessor s/m in which each processor has its own private local memory.
- 2) Information is transferred from one processor to other by message passing system
- 3) Parallelism can be implemented more efficiently.
- 4) S/m structure is more flexible

Loosely Coupled Configuration:-

* In a multiprocessor system, two 8086 or 8088 cannot be tied directly together.

In a loosely Coupled Configuration each CPU has its own bus Control logic and bus arbitration is resolved by extending this logic and adding external logic that is common to all master modules.

* A loosely Coupled Configuration provides the following advantage

1. High system throughput can be achieved by having more than one CPU
2. The system can be expanded in a Modular form. Each bus master module is an independent unit and normally resides on a separate PC Board
3. A failure in one module normally does not cause a breakdown of the entire system & the faulty module can easily be detected & replaced.
4. Each bus master may have a local bus to access dedicated memory or I/O devices so that a greater degree of parallel processing can be achieved.

Since each master module running independently the access to resource (or) shared System bus can be used by all master, but resolve Bus arbitration problem an extra bus Control logic must provided.

- * There are three schemes for establishing Priority :-
 1. Daisy chaining
 2. Polling
 3. Independent requesting

* Daisy chaining :-

* The daisy chain method is characterized by its simplicity & low cost

* All master use the same line for making bus requests. To respond to a bus request s/l, the Controller sends out a bus grant signal if the bus busy signal is inactive.

* The priority is determined by the physical location of the Modules

The one located closest to the Controller has the highest priority.

* Compare to the other methods, the daisy chain scheme requires the least no of ctrl lines & this number is independent of the no of Modules in the system. The arbitration time is slow due to the propagation delay of the bus grant signal.

Since each master module running independently has access to resource (or) shared system bus can be used by all masters, but resolve bus arbitration problem an extra bus control logic must be provided.

- * There are three schemes for establishing Priority :-
 1. Daisy chaining
 2. Polling
 3. Independent requesting

* Daisy chaining :-

* The daisy chain method is characterized by its simplicity & low cost


* All masters use the same line for making bus requests. To respond to a bus request s/l, the controller sends out a bus grant signal if the bus busy signal is inactive

* The priority is determined by the physical location of the modules

The one located closer to the controller has the highest priority.

* Compared to the other methods, the daisy chain scheme requires the least no of ctrl lines & this number is independent of the no of modules in the system. The arbitration time is slow due to the propagation delay of the bus grant signal.

* It has limited Modules . The priority of each module is fixed by its physical location and the failure of a module causes the whole system to fail.



a) Daisy chain method.


ii) Polling Method:-

* The polling scheme uses a set of lines sufficient to address each module.

* In response to a bw request , the Controller generates a sequence of Module addresses .

* When a requesting module recognizes its address , it activates the busy line and begins to use the bw .


* The major advantage of polling is that the Priority can be dynamically changed by altering the polling sequence stored in the Controller .



b) Polling Method.

Independent Request Method :-

- * The independent request scheme resolves the priority in parallel fashion
- * Each module has a separate pair of bus request & bus grant lines & each pair has a priority assigned to it.
- * The Controller includes a priority decoder, which selects the request with the highest Priority & returns the corresponding bus grant signal.
- * Arbitration is fast & is independent of no of modules in the system. Compared to the other two methods, the independent request design is the fastest
- * However, it requires more bus request & bus grant lines ($2n$ lines for n modules)



c) Independent Request Method .

Introduction to advanced processors:-

The 8087 Numeric Data processor:-

- * The 8087 Numeric data processor (NDP) is specially designed to perform arithmetic operations efficiently.
- * It can operate on data of the Integer, decimal and real types with lengths ranging from 2 to 10 bytes.
- * The Instruction set not only includes various forms of addition, subtraction, Multiplication and division, but also provides many useful functions, such as taking the Square root, exponentiation, taking the tangent and soon.
- * The Computing power of 8087 NDP is high eg two 64 bit no's can be added in about 27μs, calculation of square root in about 36μs
- * The NDP cannot fetch its own Instructions and therefore must operate with either an 8086 or 8088, which acts as host in a Coprocessor Configuration.

NOTE: The Instructions of 8087 are identified with a letter 'F', an instruction starting with a letter 'F' in 8087's Instruction.

The 8089 Ilo processor:-

- * The 8089 Ilo processor (Iop) is designed to handle the details involved in Iloprocessing.
- * 8089 Iop can fetch and execute its own Instructions.
- * The Instructions, specifically tailored for Ilo operations can also perform arithmetic and logical operations, branches, searching, and translation.
- * The CPU communicates with 8089 through memory based Control blocks where the information about various tasks will be present. These tasks will be dispatched to Iop through interrupt like signal.
- * Iop reads these Instructions through a program sequences called a channel program.
- * The 8089 performs the assigned task by fetching and executing Instructions from the channel program.
- * When it has finished, the Iop notifies the CPU either through an interrupt or by updating a status location in memory.

The 80286 / 80287:-

- * The enhancement to the 8086 that have been included in the 80286 are for improving the multiprogramming or Multitasking capability of the 8086 family.
- * This was primarily done by adding the necessary memory management and taskswitching logic in such a way there is adequate protection.
 - 1) Between the application task and the system and other more privileged tasks
 - 2) For separating the tasks from each other
 - 3) Between Code and data modules,
 - 4) Against unwanted accessing or changing of either Code or data.
- * The primary key to multitasking is the ability to break the various entities to be processed into parts.
- * The second key to multitasking is the ability to change quickly and smoothly from one task to another.

Comparison Between different Processor's -

Name	Date	Internal Reg:	Clock Speed	Data Width	Address Lines	Max: Memory Space
8086	1974	16 Bit	2 MHZ	16 bits	20 Bit	1 MB
80286	1982	16 Bit	6 MHZ	16 bits	24 Bit	16 MB
80386	1985	32 Bit	16 MHZ	32 bits	32 Bit	4 GB
80486	1989	32 Bit	25 MHZ	32 bits	32 Bit	4 GB
Pentium	1993	32 Bit	60 MHZ	32 bits, 64 bit bus	32 Bit	4 GB
Pentium II	1997	32 Bit	233 MHZ	32 bits, 64 bit bus	32 Bit	64 GB
Pentium III	1999	32 Bit	450 MHZ	32 bits, 64 bit bus	32 Bit	64 GB
Pentium IV	2000	32 Bit	1.5 MHZ	32 bits, 64 bit bus	32 Bit	64 GB

Unit 3 - Peripheral Interfacing

Ic 8255 - Programmable External device
 notes: (input, output, connector)
 Memory Peripheral Interface (PPI)

Ic 8279 - Keyboard and Display Controller

Ic 8253/8254 - Programmable Interval timers
 notes: Pg no 312-318

Ic 8259 - Programmable Interrupt Controller (PIC)
 notes

Ic 8251 - Universal Synchronous Asynchronous
 notes (pdf) + Receiver Transmitter (USART)

Ic 8237 - DMA Controller - notes

A/D, D/A converter → 8235, 8245 (krishnakant)

Programmable peripheral Interface (PPI) Ic 8255 16

* Ic 8255 chips are called programmable Peripheral Interface (PPI).

* They can be programmed to interface various peripherals to the pp

* The 8255 PPI is used widely with pp for parallel I/O port interfacing.

Features :-

* It is compatible with all 8-bit, 16-bit and higher capability microprocessors

* It consists of 3 ports, each port can be programmed as input or output

- Port A (has 8 I/O lines)
- Port C (upper) has 4 I/O lines
- Port B has 8 I/O lines
- Port C (lower) has 4 I/O lines

* These ports are divided into two groups

* Group A

- Port A and Port C (upper)

* Group B


- Port B and Port C (Lower)

* It consists of 8-bit data bus ($D_0 - D_7$)

* \overline{RD} and \overline{WR} for read/write control signals
 \overline{CS} for chip select from address decoder

A_0, A_1 for port address

* It is 40-pin IC dual-in-line package



Modes of Operation

1. Port Set-Reset mode (BSR)

2. Control I/O mode (I/O)

* Based on the D_7 bit in data bus, the modes are differentiated.

$D_7 = 0$; BSR mode

$D_7 = 1$; I/O mode

Port Set-Reset mode :-

* It is used to set/reset the individual bits of Port C, when it is used for control/status operation

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	x	x	x				S/R

↓
BSR mode ↓
determines
the pin of
Port C → if $D_0 = 1$; set
 $D_0 = 0$; reset

* For example, to set the Port C '5th' pin, the control word should be

0 x x x 1 0 1 1 → set
BSR mode ↓
 PC₅

* D_3, D_2, D_1 - used to define the bit no. of the Port C (000 - PC₀, 001 - PC₁, 110 - PC₆, 111 - PC₇)

Q. Control I/O mode :-

- * It consists of three modes
 1. mode 0 - simple I/O mode
 2. mode 1 - shobed I/O mode
 3. mode 2 - shobed bidirectional I/O mode.
- * Port A - 8 bit I/O port used in all three modes
- * Port B - 8 bit I/O port used in mode 0 and mode 1.
- * Port C - 8 bit I/O port acts as a control signals (handshake s/l) for port A and Port B in the handshake mode.


Mode 0 :-

- * Simple I/O mode
- * Any port can be an input port or an output port
- * Outputs are latched
- * Inputs are not latched


Mode 1 - shobed I/O mode

input port

- * Port A (or) Port B act as a input port
- * Port C is used as control s/l
- * The input device (peripheral) transmits the data to the ppu through 8255



mode 1 - input port




handshake s/c.

- * When I/O devices want to transmit data, it gives STB (Strobe input) — to load data from the input port lines to input buffer.
- * If the input buffer is full in 8255, it gives TBF (Input Buffer Full) signal.
- * Using RD signal the CPU reads the data from 8255 when it gives INTR signal to the μP.

Output Port :-

- * Either Port A or Port B can be used as output port
- * Port C (upper) or Port C (lower) can be used as handshake signal.



mode 1 output port

- * The μP transferring data to the O/P device via (through) 8255

* handshake signals


OBF - IC 8255 gives this S/I to output devices indicating that the data is available on the output port.

Ack - The o/p device gives this S/I to 8255 that the data is accepted.

INTR - used to interrupt CPU when the o/p device accepted the data.

Mode 2 - Bidirectional Port

- * Port A can be used ~~as~~ as bidirectional (γ_0) port.
- * Port C ($PC_3 - PC_7$) can be used as handshaking signals.



γ_0 control word format Group A

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
$D_7 = 1 - \gamma_0 \text{ mode}$	mode selection	Port A	Port C (upper)	mode selection	Port B	Port C (lower)	
00 - mode 0	1 - I/O	1 - I/O	1 - I/O	0 - I/O	0 - I/O	1 - I/O	
01 - mode 1	0 - O/P	0 - O/P	0 - O/P	0 - O/P	1 - O/P	0 - O/P	
1X - mode 2							

Group B

Direct Memory Access ①

DMA - Direct Memory access ~~is one of the ways to~~ provides high-speed data transfer directly between the memory and peripheral devices, without the intervention of the microprocessor. It is often used when a large block of data is to be transferred.

Programmed data transfer involve moving data from the memory into the accumulator, and then from the accumulator to the output ports. A program has to be written to transfer data from a device to the memory. Thus, programmed data transfer is a slow process.


DMA Controller: Intel IC 8237

DMA data transfer is controlled using a separate DMA controller.

The DMA controller temporarily borrows the address bus, data bus and control bus from the CPU and transfers the data bytes directly from the external peripheral devices to memory locations.

Features of 8237

- * 4 different DMA channels
- * Enable and disable control of individual requests.
- * Possibility of memory-to-memory transfer.
- * Address increment or decrement.
- * Cascading to expand to any number of DMA channels.



Signal Description

- DREQ0-DREQ3 (DMA request):** Used to request a DMA transfer for a particular DMA channel.
- DACK0-DACK3 (DMA channel acknowledge):** Acknowledges a channel DMA request from a device.
- HRQ (Hold request):** Requests a DMA transfer.
- HLDA (Hold acknowledge) signals** the 8237 that the microprocessor has relinquished control the address, data and control buses.
- AEN (Address enable):** Enables the DMA address latch connected to the 8237 and disable any buffers in the system connected to the microprocessor. (Use to take the control of the address bus from the microprocessor)
- ADSTB (Address strobe):** Functions as ALE to latch address during the DMA transfer.
- EOP (End of process):** Signals the end of the DMA process.
- IOR (I/O read):** Used as an input strobe to read data from the 8237 during programming and used as an output strobe to read data from the port during a DMA write cycle.
- IOW (I/O write):** Used as an input strobe to write data to the 8237 during programming and used as an output strobe to write data to the port during a DMA read cycle.
- MEMW (Memory write):** Used as an output to cause memory to write data during a DMA write cycle.
- MEMR (Memory read):** Used as an output to cause memory to read data during a DMA read cycle.

Intel 8237	
TOR	A7
IOW	A6
MEMR	A5
MEMW	A4
NC	A3
READY	A2
HLDA	A1
ADSTB	A0
AEN	S0
HRQ	S1
CS	S2
CLK	S3
RESET	S4
DACK2	S5
DACK3	S6
DREQ3	S7
DREQ2	S8
DREQ1	S9
DREQ0	S10
(GND) VSS	S11
	DB7
	DB6
	DB5
	DB4
	DB3
	DB2
	DB1
	DB0
	VCC

(3)

The internal registers of 8237 are - Each channel has these

1. Current address Register :- (16 bit register)
* Holds the value of the addr used during DMA transfer.

Current word Count register :- (16-bit)

- * This reg determines the number of transfers to be performed.

Base address and base word count registers :-

- * The 16 bit registers store the original value of their associated current registers.

- * Cannot be read by the MP.

Command register :-

- * 8 bit reg controls the operation of 8237
- * It is programmed by the MP.

Mode register :- (8-bit).

- * Each channel has mode reg associated with it to determine the mode of transmission.

Request Register :-

- * Each channel has a request bit associated with it in the 4-bit request register. These are non-maskable.

Mask Register :-

- * Each channel has mask bit associated with it that can be set to disable an incoming DREQ.

Status Register

- * It contains information about the status of the device, to be read by the processor at any time.

Temporary reg :-

- * It is used to hold data during memory to memory transfers.

The DMA controller operates in two major cycles

1. Active
2. Idle

Idle cycle :- When no channel is requesting service, the 8237 enters the idle cycle.

Active cycle :- When a device requests a DMA service, the controller issues Hold request (#RQ) to the CPU and enters the active cycle.

Mode of DMA Controller

Single transfer mode :- A single byte (a word) is transferred at a time.

- * The peripheral will request the DMA each time it is ready for another transfer.

e.g. Floppy disk.

Block transfer mode :-


- * Once the System bus is acquired by the DMA controller, an entire block of data is transferred.
- * Transfer continues until (~~transfer terminal~~, count) TC or external end of process (EOP) is encountered.

Demand transfer mode :-

- * The device continues making transfers until a transfer count TC or an external EOP is encountered or until DREQ goes inactive.
- * The data transfer continues until the I/O device has exhausted its capacity.
- * Higher priority may intervene in the demand process.

Cascade mode :-

- * More than one 8237 are connected for simple I/O expansion.



IC 8237 (DMA controller):

Operation: → Ideal cycle

→ Active cycle

Ideal cycle: Various functions shown below are simpler and quicker

- When the system is turned ON switch position A is ON
- So, buses connect CPU with peripheral device/disk controller

- CPU executes the program until it needs a data from disk
- CPU gives command to disk telling it to read + search data from disk

Active cycle

- When DMA gets control of the bus it sends the address where the 1st byte of data from disk is to be written.
- Send DMA ACK signal to disk controller telling it to be ready
- It asserts both SOR & RENW signals
 - ↓
 - ↓

enable enable odd-number to accept data from data bus
disk controller to o/p byte from data → disk
- When data transfer is completed, DMA controller unasserts the HOLD request to CPU and switch position from B to A. After getting control of all buses the CPU executes remaining program.

Block: - 3 blocks:

Timing control Block: → It generates internal timing & external control signal.

Program command control Block: → It decodes command before servicing DMA request → decodes mode control word used to select type of data during servicing.

Priority encoder Block: → It resolves the priority b/w DMA channels.

→ has 344 bit internal memory in form of registers.

DMA operation: 4 mode + Single TRANSFER MODE

+ BLOCK TRANSFER MODE * DEMAND OR BURST + CASCADE MODE.
TRANSFER MODE

i) Single transfer mode:

→ In this mode, device make only one transfer.

→ After each transfer DMA gives control of buses to processor.

ii) Block Transfer mode:

→ device can make no. of transfer as programmed in word count reg. After each transfer word count decremented by 1 and add also dec/incre by 1.


→ used when controller needs to transfer block of data.

iii) Demand or Burst transfer mode:

→ device continues make transfer until Terminal count (TC) or EOP (End of Process) is encountered or until DREQ goes inactive (Open mem request)

iv) Cascade mode: → DMA channels are expanded using this mode

→ 2 additional devices are cascaded to master device. This is 2 level DMA system → allows DMA request of additional devices to communicate through the priority of device →




IC8279 KEYBOARD AND DISPLAY INTERFACING

➤ Intel's 8279 is a general purpose keyboard display controller that simultaneously drives the display of a system and interfaces a keyboard with the CPU.

➤ IC8255 can be used in interfacing keyboards and displays. The disadvantages of this method of interfacing keyboard and display is that the processor has to refresh the display and check the status of the keyboard periodically. Thus a considerable amount of CPU time is wasted, reducing the system operating speed

Features:

- It is designed by Intel
- It supports 64 contact key matrix with two more keys "CONTROL" and "SHIFT"
- It provides 3 operating modes
 - 1.Scanned keyboard mode 2.Scanned sensor matrix mode 3.Strobed Input mode.
- It has inbuilt debounce key .
- It provides 16 byte display RAM to display 16 digits and interfacing 16 digits.
- It provides two output modes:
 - 1.Left entry (Typewriter type).
 - 2.Right entry (Calculator type).
- Simultaneous keyboard and display operation facility allows to interleave keyboard and display software.
- The interrupt output of 8279 can be used to tell CPU that the key press is detected.



8279 Internal Architecture

It consists 4 main section.

1. CPU interface and control section.
2. Scan section
3. Keyboard Section
4. Display section.

CPU INTERFACE AND CONTROL SECTION:

It consists of

- Data buffers
- I/O control
- Control and timing registers.
- Timing and control logic.

Data Buffers:

- 8-bit bidirectional buffer.
- Used to connect the internal data bus and external data bus.

I/O control:

- I/O control section uses the A0,CS, RD and WR signals to controls the data flow.
- The data flow is enabled by CS=0 otherwise it is the high impedance state.
- A0=0 means the data is transferred.

RL ₇	1	40	Vcc
RL ₁	2	39	RL ₁
CLK	3	38	RL _n
IRQ	4	37	CNTL/STR
RL ₄	5	36	SHIFT
RL ₅	6	35	SL ₁
RL ₆	7	34	SL ₂
RL ₇	8	33	SL ₁
RESET	9	32	SL ₂
RD	10	31	OUT B ₂
WR	11	30	OUT B ₁
DB ₇	12	29	OUT B ₂
DB ₆	13	28	OUT B ₁
DB ₅	14	27	OUT A ₂
DB ₄	15	26	OUT A ₁
DB ₃	16	25	OUT A ₂
DB ₂	17	24	OUT A ₁
DB ₁	18	23	BD
DB ₀	19	22	CS
Vss	20	21	A ₀

8279 Pin Configuration

- A0=1 means status or command word is transferred.
- I/O control signals listed below**

A0	RD	WR	Interpretation
0	1	0	Data from CPU to 8279
0	0	1	Data from 8279 to CPU
1	1	0	Command word from CPU to 8279
1	0	1	Status word from 8279 to CPU

TIMING AND CONTROL REGISTERS:

- Store the keyboard and display modes and others operating condition programmed by the CPU. The modes are programmed by sending proper command A0=1.

TIMING AND CONTROL:

- It consists timing counter.
- It provides proper key scan, display scan time.

Ic 8279 has two types,

- Input modes.
- Display modes.

INPUT MODES (key board):

It is basically 3 types.

Scanned keyboard.

Scanned sensor matrix.

Strobed mode.

SCANNED KEYBOARD:

Key board can be scanned in two ways.

1. Encoded Scan
2. Decoded Scan.

ENCODED MODE:

It has a scan counter and four scan lines(SC3-SC0). A 3:8 decoder is needed to send signals to the individual rows. This enables the 8x8 keyboard interfacing

DECODED MODE:

It provides four row activation signals SC0-SC3) which can be directly interfaced to 4 rows of keyboard. Thus, it is used to directly interface 8*4 matrix keyboard

KEY LOCKOUT:

In this mode, the two key depression is not allowed. When any key is depressed, the debounce logic is set and 8279 checks for any key depress next two scans.

N-KEY ROLLOVER:

Each key depression is treated as independently from all others.

SCANNED SENSOR MATRIX MODE

Scan and return lines can be used to interface a matrix of switches (sensors). The return lines contain the data regarding the switch position (ON/OFF) in the scanned row of the sensor matrix. The image of sensor matrix is kept in the sensor RAM. If there is a change in sensor value, the IRQ goes high.

STROBED INPUT MODE

Data will enter to the FIFO RAM from the return lines. The data is entering at the rising edge of the CNTL/STB signal.

OUTPUT (DISPLAY) MODES :

8279 provides two output modes for selecting the display options.

1. Display Scan:

In this mode, 8279 provides 8 or 16 character multiplexed displays those can be organized as dual 4-bit or single 8-bit display units.

2. Display Entry:

The Display data is entered for display either from the right side or from the left side.

DISPLAY MODES

Signals used

- Uses 4 scan lines
- 2 four output ports. (A0-A3,B0-B3)
- BD- to blank the display

8259 provides two basic output modes.

- Left Entry (Typewriter Type)
- Right Entry (Calculator Type)

LEFT ENTRY:

In this mode , 8279 display characters from left to right. Like a typewriter.

AUTOINCREMENT IN LEFT ENTRY:

In left entry mode , Autoincrement flag is set after each operation display RAM address is incremented.

RIGHT ENTRY:

In this mode , 8279 display characters from Right to left.Like a Calculator.

AUTOINCREMENT IN RIGHT ENTRY:

In right entry mode , Auto increment flag is set after each operation display RAM address is incremented.

Command Words of 8279

- All the Command words or status words are written or read with Ao = 1 and CS = 0 to or from 8279.

a. Keyboard Display mode set

(28)

506

RIGHT ENTRY:

In this mode , 8279 display characters from Right to left.Like a Calculator.

AUTOINCREMENT IN RIGHT ENTRY:

In right entry mode , Auto increment flag is set after each operation display RAM address is incremented.

Command Words of 8279

- All the Command words or status words are written or read with $A_0 = 1$ and $CS = 0$ to or from 8279.

a. Keyboard Display mode set

The format of the command word to select different modes of operation of 8279 is given below with its bit definitions.

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_0
0	0	0	D	D	K	K	K	1

D	D	Display modes
0	0	Eight 8-bit character Left entry
0	1	Sixteen 8-bit character Left entry (Default after reset)
1	0	Eight 8-bit character Right entry
1	1	Sixteen 8-bit character Right entry

K	K	K	Keyboard modes
0	0	0	Encoded scan, 2 key lockout (Default after reset)
0	0	1	Decoded scan, 2 key lockout
0	1	0	Encoded scan N-Key roll over
0	1	1	Decoded scan N-Key roll over
1	0	0	Encoded scan sensor matrix
1	0	1	Decoded scan sensor matrix
1	1	0	Strobed Input Encoded scan
1	1	1	Strobed Input Decoded scan

b. Programmable Clock

The clock for operation of 8279 is obtained by dividing the external clock input signal by a programmable constant called prescaler.

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_0
0	0	1	P	P	P	P	P	1

PPPPP is a 5-bit binary constant. The input frequency is divided by a decimal constant ranging from 2 to 31, decided by the bits of an internal prescalar, PPPPP.

c. Read FIFO/Sensor RAM (Keyboard)

The format of this command is given as shown below

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_0
0	1	0	A1	X	A	A	A	1

SCANNED KEYBOARD:

Key board can be scanned in two ways.

1. Encoded Scan
2. Decoded Scan.

ENCODED MODE:

It has a scan counter and four scan lines(SC3-SC0). A 3:8 decoder is needed to send signals to the individual rows. This enables the 8x8 keyboard interfacing.

DECODED MODE:

It provides four row activation signals SC0-SC3 which can be directly interfaced to 4 rows of keyboard. Thus, it is used to directly interface 8*4 matrix keyboard.

KEY LOCKOUT:

In this mode, the two key depression is not allowed. When any key is depressed, the debounce logic is set and 8279 checks for any key depress next two scans.

N-KY ROLLOVER:

Each key depression is treated as independently from all others.

SCANNED SENSOR MATRIX MODE

Scan and return lines can be used to interface a matrix of switches (sensors). The return lines contain the data regarding the switch position (ON/OFF) in the scanned row of the sensor matrix. The image of sensor matrix is kept in the sensor RAM. If there is a change in sensor value, the IRQ goes high.

STROBED INPUT MODE

Data will enter to the FIFO RAM from the return lines. The data is entering at the rising edge of the CNTL/STB signal.

OUTPUT (DISPLAY) MODES :

8279 provides two output modes for selecting the display options.

1. Display Scan:

In this mode, 8279 provides 8 or 16 character multiplexed displays those can be organized as dual 4-bit or single 8-bit display units.

2. Display Entry:

The Display data is entered for display either from the right side or from the left side.

DISPLAY MODES

Signals used

- Uses 4 scan lines
- 2 four output ports (A0-A3,B0-B3)
- BD- to blank the display

8259 provides two basic output modes.

- Left Entry (Typewriter Type)
- Right Entry (Calculator Type)

LEFT ENTRY:

In this mode , 8279 display characters from left to right. Like a typewriter.

AUTOINCREMENT IN LEFT ENTRY:

In left entry mode , Autoincrement flag is set after each operation display RAM address is incremented.

X - don't care

AI - Auto increment flag

AAA - Address pointer to 8 bit FIFO RAM

This word is written to set up 8279 for reading FIFO/Sensor RAM.

d. Read Display RAM

This command enables a programmer to read the display RAM data

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₀
0	1	1	AI	A	A	A	A	1

The CPU writes this command word to 8279 to prepare it for display RAM read operation. AI is auto incremented flag and AAAA, the 4-bit address, points to the 16-byte display RAM that is to be read. If AI = 1, the address will be automatically incremented after each read or write to the display RAM.

e. Write Display RAM

The format of this command is given as shown below

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₀
1	0	0	AI	A	A	A	A	1

AI - Auto increment flag

AAAA - 4-bit address for 16-bit display RAM to be written

f. Display Write Inhibit/Blanking

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₀
1	0	1	X	IW	IW	BL	BL	1

Output nibbles → A -B A B

The IW (Inhibit write flag) bits are used to mask the individual nibble Here D0 and D2 corresponds to OUTB0 – OUTB3 while D1 and D3 corresponds to OUTAo-OUTA3 for blanking and masking respectively.

g. Clear Display RAM

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₀
1	1	0	CD ₂	CD ₁	CD ₀	CF	CA	1

The CD2, CD1, CD0 is a selectable blanking code to clear all the rows of the display RAM as given below. The characters A and B represents the output nibbles.

CD CD1 CD0

| 0 X All Zeros (X don't care) AB = 00

| 1 0 A3-A0 = 2(00)0 and B3-B0 = 00(0000)

| 1 1 1 All ones (AB = FF), i.e. clear RAM

Here, CA represents clear All and CF represents Clear FIFO RAM

End Interrupt/Error Mode Set

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₀
1	1	1	E	X	X	X	X	1

X—do not care

Memory Interfacing:-

* Memory is a integral part of a microprocessor System

* The memory interfacing Circuit is used to access memory quite frequently to read Instruction Codes and data stored in memory

* The read/write operation are monitored by Control signals

* The Microprocessor activate these signals when it wants to read from and write into memory.


Terminology and operations:-

* Memories are made up of registers. Each register in the memory is one storage location


* Each location is identified by an address

- 5
- * Each location can accommodate one or more bits.
 - * Generally, the total number of bits that a memory can store is its Capacity.
 - * Each register consists of storage elements (flipflops or Capacitors in Semiconductor and magnetic domain in magnetic storage), each of which stores one bit of data. A storage element is called a cell.
 - * The data stored in a memory by a process called writing and are retrieved from the memory by a process called reading.

Figure shows the concept of write, read, address and storage capacity for generalized memory.



a) Write operation




b) Read operation


Memory structure:-

* Read / write memories consists of an array of registers, in which each register has unique address.

* The size of the memory is $N \times M$ as shown in fig. where N is the number of register & M is the word length, in number of bits.



a) Logic diagram for RAM



b) Logic diagram for EPROM

* As shown in the fig(a) Memory chip has 11 address lines (A₀-A₁₀), one chip select (CS) and two control lines, Read (RD) to enable output buffer and Write (WR) to enable the input buffer. The Internal decoder is used to decode the address lines.

* As shown in fig(b) EPROM (Erasable programmable read-only memory) with 4k registers. It has 12 Address lines (A₀-A₁₁), one chip select (CS), one Read ctrl sig. Since EPROM is a read only memory. It does not require WR signal.

Address decoding:-

For interfacing memory devices to Microprocessor 8086 following points as follows:

- 1) Microprocessor 8086 can access 1 Mbyte memory since address bus is 20-bit
- 2) EPROM is used as a program memory and RAM is used as a data memory. When both, EPROM and RAM are used
- 3) The individual capacities of program memory and data memory depends on the application
- 4) We can place EPROM / RAM anywhere in full 1Mbytes address space. But program memory (EPROM) should be located at last memory page so that the starting address FFFF0H will lie within the program memory range
- 5) While interfacing memory to 8086 we have to provide odd and even bank of memory.

- Even bank is selected when $A_0 = 0$ and
- Odd bank is selected when $\overline{BHE} = 0$

Odd and Even banks are not required for interfacing memory to 8088

* The Memory interfacing requires to

- a) Select the chip
- b) Identify the register
- c) Enable the appropriate buffer.

Address Decoding Techniques :-

* There are three address decoding techniques:

- 1) Absolute decoding
- 2) Linear decoding
- 3) Block decoding

Absolute decoding:-

* In absolute decoding technique the memory chip is selected only for the specified logic level on the address lines.




fig Absolute decoding

- * fig shows the memory interfacing with absolute decoding.
- * Two 8k EPROMs (2764) are used to provide even & odd memory banks
- * Control signals \overline{BHE} & A_0 are used to enable outputs of odd and even memory banks respectively.
- * Each memory chip has 8k memory locations.

thirteen address lines are required to address each location, independently.

* All remaining address lines are used to generate an unique chip select signal.

* When address lines $A_{19} - A_{14}$ are logic 1, the output of NAND gate is low and memory ICs are selected.

Linear decoding:-

* In small system, Hardware for the decoding logic can be eliminated by using only required number of address lines. Other lines are simply ignored. This technique is referred as Linear decoding or Partial decoding.





fig Linear decoding.

* Control signals \overline{BHE} and A_0 are used to enable odd and even memory banks, respectively.

Block Decoding:-

- * In a microComputer system the memory array consists of several blocks of memory chips. Each block of memory requires decoding circuit.
- * To avoid separate decoding for each memory block special decoder IC is used to generate chip select signal for each block

Figure shows the block decoding technique using 74138, 3:8 decoder.



I/O Interfacing:-

I/O interfacing Techniques in 8086:

Input / output devices can be interfaced with Microprocessor system in two ways:

1. I/O mapped I/O
2. Memory mapped I/O

I/O mapped I/O:

- * The 8086 has four special Instructions IN, INS, OUT and OUTS to transfer data through the Input / output ports in I/O mapped I/O system.
- * The IN instruction copies data from a port to the accumulator.
- * If an 8-bit port is read, the data will go to AL and
If an 16-bit port is read, the data will go to AX
- * On the other hand, The OUT Instruction Copies a byte from AL or a word from AX to the Specified port.
- * The M/I^O signal is always low when 8086 is executing these instructions
- * so M/I^O signal is used to generate separate address for Input / Output.

Memory mapped I/O:-

- * In this type of I/O interfacing, the 8086 uses 20 address lines to identify an I/O device.

- * An I/O device is connected as if it is a memory register.
- * The 8086 uses same control signals and instructions to access I/O. Here \overline{RD} and \overline{WR} signals are activated when $M1/\overline{IO}$ signal is high, indicating memory bus cycle.

I/O Device Selection:

To select an appropriate I/O device, it's shown in the following

1. Decode the address bus to generate unique signal corresponding to the device address on the address bus.
2. When device address signal and control signal (\overline{IORC} or \overline{IOWC}) both are low, generate device select signal.
3. Use device select signal to activate the interfacing device (I/O port).

Figure shows the absolute decoding circuit for the I/O device




fig: Absolute decoding circuit for the I/O devices.

* The address for this input device is 80H as device select signal goes low when address is 80H.

* When the switch is in the released position, the status of line is high otherwise status is low. With this information microprocessor can check a particular key is pressed or not.

The following program checks whether the switch 2 is pressed or not

Program:-

```
IN AL, 80H      ; Read status of all switches  
AND AL, 02H      ; Mask bit position for other switches,  
JZ NEXT          ; If Z=0, i.e. switch 2 is pressed  
                  ; then  
                  ; Program control is transferred  
                  ; to label NEXT.
```

Interfacing 16-bit Input port :-

* The circuit diagram to interface 16-bit input port (buffer) which is used to read the status of 16 switches.

* The address for this input port is 80H as device select signal goes low when address is 80H.

The following program checks whether the switch is pressed or not

PROGRAM:

```
IN AX, 80H  
AND AX, 8000H  
JZ NEXT
```

Fig: Circuit diagram to interface 16-bit input port






Fig: Circuit diagram to interface 16-bit input port


Timer :-

Programmable interval Timer INTEL 8253 and INTEL 8254

- * One of the most common problems in any microprocessor system is the generation of accurate time delays under Software Control.
- * The 8253 solves this problem by facilitating three 16-bit programmable counters on the same chip.
- * The programmer configures the 8253 to match his requirements and initializes one of the counters with the desired quantity.
- * The 8253, on receiving the command from the CPU, counts out the delay and interrupt the CPU at the end, thus reducing the software overhead. Other functions which can be achieved by 8253, are as follows.
 - Even Counter
 - Programmable Rate Generator
 - Binary Rate multiplier
 - Real Time clock
 - Digital one-shot
 - Complex Motor Controller

* The functional Block diagram of the 8253 is shown in figure.

Functional block diagram of 8253 chip



Operating Modes:-

Mode 0: — Interrupt on terminal Count:

- * This mode is Used for event Counting
- * The gate input is used to enable or disable Counting
- * When the GATE input is high, the Counting is enabled

* An
enable
when
disables

When the GATE input is low the Counting is disabled.

- * After the Counting is loaded into the Selected Count register, the OUT remains low and the Counter starts counting only after the Counter is loaded.
- * The OUT remains high until the Count register is reloaded or the Control word is written.
- * The OUT point can be connected to any interrupt request pin of the microprocessor.

Mode 1: — Programmable one-shot:-

- * The GATE Input is used to trigger the OUT.
- * The OUT will be initially high and go low on the Count following the rising edge at the Gate.
- * When the terminal Count is reached, The OUT goes high & remain high until the clock pulse after the next trigger.
- * Thus, the duration of oneshot pulse which can be programmed through the Count.

Mode 2: — Rate Generator:-

- * The Counter in this mode act as divide-by- N Counter.
- * It is used to generate a real-time clock interrupt

- * The OUT will initially be high.
- * When the Count has decremented to 1, The OUT goes low for one clock pulse.
- * Then the OUT goes high again, the Counter reloads the initial Count and the process is repeated
- * The GATE input, when low, disable the Counting
- * When the GATE input goes high, the Counter Starts from the initial Count. The OUT gives one Pulse after every N Clockpulse

Mode 3 : - Square wave Generator :

- * It is similar to mode 2 except that the OUT remains high for the first half of the Count & goes low for the second half.
- * Thus generating a programmable square wave shape at OUT.
- * Suppose n is the number loaded into the Counter, then the OUT will be
 - High for $n/2$ Counts & low for $n/2$ Counts if $n = \text{even}$
 - High for $(n+1)/2$ Counts & low for $(n-1)/2$ Counts if $n = \text{odd}$.
- * The GATE input is same as that in Mode 2

Mode 4: — Software triggered strobe

- * The OUT is initially high and goes low for one clock period on the terminal count.
- * The GATE input when low, disables the counting and when high, enables the counting.
- * The difference between Mode 4 and Mode 2 is that in Mode 2,
- * The OUT pulses are generated continuously after every N clock pulses.
- * But in mode 4, The OUT pulse is generated only once after N clock pulses.

Mode 5: — Hardware triggered strobe

- * The OUT is initially high.
- * The Counter will start Counting after the rising edge of the GATE input.
- * The OUT will go low for one clock period when the terminal count is reached.
- * The Hardware Circuit should trigger the GATE input to initiate the Counting operation thereby generating OUT pulse.

Keyboard and Display Controller (INTEL 8279)

Blo

* In the keyboard Interface,

The microprocessor scan the Various keys, Perform software debouncing and finally find out the Code of the depressed key.


* In the Display Interface,

The microprocessor is busy in sending bit-by-bit information to the shift registers regarding the display of Various Segments.

* The 8279 (figure) Consists of two sections -

Keyboard & Display.

Internal
Block diagram
of 8279 chip



Block diagram consists of 4 main sections :

- i) CPU Interface & Control
- ii) Scan section
- iii) Keyboard section
- iv) Display section

i) CPU Interface & Control :-

* Data buffer : Data buffer is 8-bit bidirectional buffers that connect the internal data bus to the external data bus.

* I/O Control : The I/O Control section uses the A_o , \overline{CS} , \overline{RD} , \overline{WR} signal to control dataflow to and from various Registers and buffers. The dataflow from 8279 is enabled only when $\overline{CS}=0$.

A_o	\overline{RD}	\overline{WR}	Interpretation
0	1	0	Data from CPU to 8279
0	0	1	Data to CPU from 8279
1	1	0	Command word from CPU to 8279
1	0	1	Status word to CPU from 8279

* Timing & Control registers :

The Timing & Control registers store the keyboard and display mode and other operating conditions programmed by the CPU.

The modes are programmed by sending proper Command with $A_0 = 1$

* Timing Control:

The timing Control Consist of basic timing Counter chain. The first Counter is divided by N- prescalar to give frequency of 100 kHz .

ii) Scan section:-

Scan section has a Scan Counter which has two modes. Those are Encoded mode & decoded mode.

* Encoded mode: In Encoded mode the Scan-Counter provides a binary Count from 0000 to 1111 on the four Scan lines ($S_{15} - S_0$) with high outputs. The Count is externally decoded to provide 16-scan lines.


* Decoded mode: In decoded mode the decoders decode the least significant 2-bit binary count and provides four possible Combinations (i.e) 1110, 1101, 1011, 0111.

Thus the output of decoded scan is low

Keyboard Section:-

This section consists of return buffer, keyboard debounce & Control, FIFO sensor RAM.

Fig : Interfacing 8x8 keyboard to the 8279 chip



Return Buffer:-

8-return lines (RL1 - RL8) are buffered and latched by the return buffers during each row scan in scanned keyboard. It is used to interface 8x8 matrix keyboard.

* Keyboard debounce & Control:

Keyboard debounce and Control is enabled only when Scanned keyboard mode is selected.

* FIFO Sensor RAM:-

8x8 RAM, In scanned keyboard and strobed i/p mode it is a FIFO. Each new entry is written into RAM. In sensor matrix mode the memory is referred as a sensor RAM.

* FIFO sensor RAM status:-

FIFO sensor status keeps track of the number of characters in the FIFO and whether it is full or empty. IRQ is high, when FIFO is not empty. IRQ is low when FIFO is empty.


IV) Display section:-

Display RAM: It stores the display for 16 digits. It can be accessed by the CPU.


Display Address Register: Display address register holds the address of the byte currently being written or read by the CPU & the scan count value.

Display registers: Display registers are of two 4 bit registers namely A & B. They hold the bit pattern to be displayed.

Fig: Interfacing the seven segment LED display to the 8279 chip



Interrupt Controller:-



* The Internal functional blocks of interrupt controller
Controller data bus buffer, Read / write logic,
Control logic, three registers (IRR, ISR & IMR),
Priority resolver and Cascade buffer.

Data Bus Buffer:- The data bus buffer allow the 8085 to send Control words to the 8259A and read a status word from the 8259A.

The 8-bit data bus buffer also allows the 8259A to send interrupt opcode and address of the interrupt service subroutine to the 8085.

Read / Write logic:- The Read (\overline{RD}) and \overline{WR} inputs control the data flow on the data bus, when the device is selected by asserting its chip select (\overline{CS}) input low.

Control logic:

This block has an input and an output. If the 8259A is properly enabled, the interrupt request will cause the 8259A to assert its INT output pin high. If this pin is connected to the INTR pin of an 8085 & if the 8085 Interrupt enable (IE) flag is set, then this high signal will cause the 8085 to respond INTR.

Interrupt Request Register (IRR):-

The IRR is used to store all the interrupt levels which are requesting the service. The eight interrupt inputs set corresponding bits of the interrupt request Register upon Service Request.

Interrupt Service Register (ISR) :-

The Interrupt Service Register (ISR) stores all the level that are currently being serviced.

Interrupt Mask Register (IMR) :-

Interrupt mask register (IMR) stores the masking bits of the interrupt lines to masked. An interrupt which is masked by software will be recognized and serviced even if it sets the Corresponding bits in the IRR.

Priority Resolver:- The priority resolver determines the priorities of the bits set in the IRR. The bit corresponding to the highest priority interrupt input is set in the ISR during the INTA Input.

Cascade Buffer Comparator:-

It generates Control Signals necessary for Cascade operations. It also generate Buffer-Enable Signals.


The 8259 can be setup as a master or a Slave by the \overline{SP} / \overline{EN} pin.

Programming and applications Case studies:


Traffic Light Control:-

Design an microprocessor System to Control traffic lights. The traffic light arrangement is as shown in fig . The Traffic should be Controlled in the following manner.

- 1) Allow traffic from W to E and E to W transition for 20 seconds



- 2) Give Transition period of 5 seconds
(Yellow bulbs ON)



- 3) Allow traffic from N to S and S to N for 20 seconds

- 4) Give Transition period of 5 seconds
(Yellow bulb ON)

- 5) Repeat the process.

Figure

Solution:


Hardware: Table show the interfacing diagram to control 12 electric bulbs

PORTA \Rightarrow Control lights on N-road

PORTB \Rightarrow Control lights on W-E road

Pins	Light	Pins	Light
PA0	R ₁	PB0	R ₃
PA1	Y ₁	PB1	Y ₃
PA2	G ₁	PB2	G ₃
PA3	R ₂	PB3	R ₄
PA4	Y ₂	PB4	Y ₄
PA5	G ₂	PB5	G ₄

g shows the Interfacing of 8255 of the system.



I/O Map:

Ports / Control register	Address lines	Address
	A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	
PORTA	1 0 0 0 0 0 0 0	80H
PORTB	1 0 0 0 0 0 0 1	81H
PORTC	1 0 0 0 0 0 1 0	82H
Control Register	1 0 0 0 0 0 1 1	83H

Software : Command word : For Initialization of 8255

BSR/I/O	MODE A	PA	PCH	MODE B	PB	PCL	CSH
1	0 0	0 X		0	0	X	

Source program for 8086:

Mov AL, 80H ; Initialize portA & portB
Mov 83H, AL ; in output mode

START: Mov AL, 09H
OUT 80H, AL ; Send data on PA to glow R₁ & R₂
Mov AL, 24H
OUT 81H, AL ; Send data on PortB to glow G₃ & G₄
Mov CL, 28H ; Load multiplier Count (40)₁₀ for delay
CALL DELAY ; Call delay subroutine
Mov AL, 12H
OUT 80H, AL ; send data on portA to glow Y₁ & Y₂
OUT 81H, AL ; send data on PortB to glow Y₃ & Y₄
Mov CL, 0AH ; Load multiplier Count (10)₁₀ for delay
CALL DELAY ; Call delay subroutine
Mov AL, 10H
OUT 80H, AL ; send data on portA to glow G₁ & G₂
Mov AL, 09H
OUT 81H, AL ; send data on portB to glow R₃ & R₄
Mov CL, 28H ; Load Multiplier Count (40)₁₀ for delay
CALL delay ; Call delay subroutine
Mov AL, 12H ;
OUT 80H, AL ; send data on portA to glow Y₁ & Y₂
OUT 81H, AL ; send data on PortB to glow Y₃ & Y₄
Mov CL, 0AH ; Load multiplier Count (10)₁₀ for delay
CALL DELAY ; Call delay subroutine
JMP START ; Repeat the process

DELAY Subroutine:

DELAY : MOV BX, COUNT ; Load Count to give 0.5 sec delay

BACK : DEC BX ; Decrement Count
 JNZ BACK ; if not zero, repeat
 DEC CL ; decrement multiplier Count
 JNZ DELAY ; if not zero, repeat
 RET ; Return to main program

LED display

Interface an 8-digit 7 segment LED display using 8255 to the 8086 microprocessor System and write an 8086 assembly Language routine to display message on the display.

Solution:

Hardware:


The Figure shows the multiplexed eight digit 7 segment display Connected in the configuration Using 8255.

For this Circuit different addresses are

$$PA = 00H \quad PC = 04H$$

$$PB = 02H \quad PR = 06H$$

Fig 8 digit 7-segment display interface Using 8255



gram:

MODEL SMALL

DATA

PA EQU 80H

PB EQU 82H

CR EQU 86H

MES DB 41H, 42H, 43H, 44H, 45H, 46H, 47H, 48H

CODE

; procedure to display message on multiplexed
LED display

DSP PROC NEAR

Mov AX, @DATA ; [Initialise

Mov DS, AX ; data segment]

Mov AL, 80H ; Load ctrl word in AL

OUT CR, AL ; Load ctrl word in CR

Push F ; save register

Push AX

Push BX

Push DX

Push SI

; setup registers for display

Mov BX, 08H ; Load Count

Mov AH, 7CH ; Load select pattern

Lea SI, MES ; starting address of msg

; display message

Disp: Mov AL, AH ; select digit

Out PB, AL

Mov AL, [BX+SI] ; get data
OUT PA1,AL ; display data
CALL DELAY ; wait for some time
ROR AH,01H ; adjust selection pattern
DEC BX ; adjust Count
JNZ Disp1 ; Repeat 8 times
Pop SI ; restore register.
Pop DX
Pop BX
Pop AX
Pop F
RET
Disp ENDP

LCD Display:

LCD interface with 8086:

Liquid Crystal Display (LCD) Module:

* LCD is a thin, flat display device made up of pixels arranged in front of a light source or reflector. We very small amounts of electric power, and is therefore suitable for use in battery - powered electronic devices.

Characteristics:

* Each module contains a CMOS Controller and all necessary drivers which have low power

umption. The Controller is equipped with internal character generator Rom, RAM and RAM for display data

* All display functions are Controllable by Instructions making interfacing.

CODE SEGMENT

ASSUME CS:CODE, DS:CODE, ES:CODE, SS:CODE

;

;

START: ORG1 0H ; Use 1000H for MDA series

Mov AX,CS

Mov DS, AX; Making the DS and CS
; Value same

;

Mov SS, AX; making the SS also same with
CS, DS

Mov SP, STACK

;

CALL ALLCLR

;

CALL LN1

Mov SI, OFFSET LINE1

CALL STRING1

;

CALL LN2

Mov SI, OFFSET LINE2

CALL STRING1

; Blinks the whole display

BLINK: CALL DISPOFF

CALL TIMER

CALL DISPON

CALL TIMER

JUMP BLINK

;

LINE1 DB 'Hi BUET students!', 00H, 00H

LINE2 DB 'Make me friend!', 00H, 00H

;

; LCD Instruction

ALLCLR: MOV AH, 00000000B ; Clear entire display

JMP OUT1

;

DISP OFF:

MOV AH, 00001000B; Display off, Cursor off,
not blink

JMP OUT1

;

DISPON: MOV AH, 00001111B; Display on, Cursor on,
cursor blink

JMP OUT1

;

LN11: MOV AH, 100000010B ; Return to home
Position

JMP OUT1

;

21: Mov AH, 11000000B; Set RAM address so
that the cursor is positioned
at the head of the 2nd line

JMP OUT1

;
; To write to Instruction register,

OUT1 : PUSH AX

PUSH DX

CALL BUSY

Mov ALIAH

Mov DX, IR_WR

OUT DX, AL

Pop DX

Pop AX

RET

; busy flag check, must be done before
any write operation

BUSY : PUSH DX

PUSH ...

Mov DX, ST_RD

BUSY1 : IN AL, DX

AND AL, 10000000B

JNZ Busy1

Pop AX

Pop DX

RET

316

; To send a single character

CHAR OUT:

```
PUSH DX  
PUSH AX  
CALL Busy  
MOV AL, AH  
MOV DX, DR_HR  
OUT DX, AL  
POP AX  
POP DX  
RET
```

; To out a string line from address Cs: [SI]

```
STRING: MOV AH, BYTE PTR CS: [SI]  
CMP AH, 100H  
JE STRING1  
;  
CALL Busy  
CALL CHAR OUT  
INC SI  
JMP STRING
```

STRING1:

```
RET  
; Timer, make delay
```

```
TIMER: PUSH CX  
MOV CX, OFFFFH
```

```
TIMER1: DEC CX  
JNZ TIMER1  
POP CX  
RET  
;
```

CODE ENDS

END START

Keyboard interfacing:

Simple keyboard interfacing:

fig shows the Simple keyboard interface




fig. Simple keyboard interface

- * Here Eight keys are individually Connected to specified pins of input port.
- * Each port pin gives the status of key connected to that pin.
- * When port pin is logic , key is open or key is closed.

Software routine to get keycode with key debounce:

```

START: IN AL,IN-PORT ; Read key status
      CMP AL,FFH ; Check if keys are open
      JNZ START ; if no, goto start otherwise
                  ; Continue
      CALL DEBOUNCE-DELAY ; call debounce delay
AGAIN: IN AL,IN-PORT ; Read key status
  
```

CMP AL, FFH ; Check if any key is pressed
 JZ AGAIN ; if no, goto AGAIN; otherwise
 ; Continue
 CALL DeBOUNCE_DELAY ; Call debounce delay
 IN AL, INPORT ; Get key code
 RET ; Return from subroutine

key	keycode							
	D7	D6	D5	D4	D3	D2	D1	D0
k1	1	1	1	1	1	1	1	0
k2	1	1	1	1	1	1	0	1
k3	1	1	1	1	1	0	1	1
k4	1	1	1	1	0	1	1	1
k5	1	1	1	0	1	1	1	1
k6	1	1	0	1	1	1	1	1
k7	1	0	1	1	1	1	1	1
k8	0	1	1	1	1	1	1	1

Matrix keyboard Interfacing:-

- * In Matrix keyboard interfacing,
To reduce number of Connection keys
are arranged in the matrix form
- * When key are open, row & Column do not
have any connection

When a key is pressed, it shorts Corresponding one row & one Column

* Figure show the interfacing of Matrix keyboard.




Fig: Matrix keyboard Connections

* Rows are Connected to the input port referred to as returned lines & Columns are Connected to the output port referred to as scan lines.

* When all keys are open, row & Column do not have any connection.

When any key is pressed it shorts corresponding row & Column.

- * If the output line of this column is low it makes corresponding row line low i.e. the status of row line is high.
- * The key is identified by data sent on the output port and input code received from the input port.

Check: Whether any key is pressed or not?

1. Make all Column lines zero by sending low on all o/p lines. This activates all keys in the keyboard matrix.
2. Read the status of return lines. If the status of all lines is logic high, key is not pressed, otherwise key is pressed.

Display interface

- * Most of the microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers to give directions to user.
- * This information can be displayed using CRT, LED or LCD displays.

- * CRT displays are used when a large amount of data is to be displayed.
- * In system, small amount of data is to be displayed, simple LED & LCD displays are used.

LED Displays:


LED displays are available in two very common formats they are

i) 7 segment display

ii) 5 by 7 dot matrix display,

Seven segment display:

* Seven segment displays are generally used as indicators and consists of no of LEDs arrangement in seven segment shown in fig




* Any number between 0 and 9 can be indicated by lighting the appropriate segments

* The seven segments are labeled a to g and dot is labelled as h

* By forward biasing different LED segments, we can display the digits 0 through 9.

* For instance, to display 0, we need to light up a, b, c, d, e & f. To light up 5, we need to segments a, f, g, c & d




* These 7 segments displays are of two types


- Common anode type
- Common Cathode type

* In Common anode, all anodes of LEDs are connected together as shown in fig a)

In Common Cathode, all Cathodes are connected together as shown in fig b)



a) Common anode type



b) Common Cathode type

5 by 7 Dot Matrix LED

* Fig a & b show the 5 by 7 dot matrix LED display and its Circuit Connections.




Fig : 5x7 dot matrix
Circuit Connections

This display can be used to display numbers as well as alphabets.

Alarm Controller :-

Design a presettable alarm system using 8253/54 timer. Use thumb wheel switches to accept 4 digit value in seconds. Alarm should last for 5 seconds. Don't use interrupt.

Solution:




Fig: Presettable Alarm system

Program:

Mov AL, 92H ; Load control word in accumulator
Out OEH, AL ; Initialise 8255 by sending Control
; Word at the address of ctrl reg

START: In AL, 08H ; Get the lower two digit of the count
Mov BL, AL ; Store the lower two digit of the Count
In AL, 0AH ; Get the higher two digit of the Count
Mov BH, AL ; Store the higher two digit of the Count
Mov AL, 81H

Out 0B, AL ; Loads Control word (31H) in the ctrl
; register to
; Load 16-bit Count in the Count reg
; of Counter o

Mov AL, BL

Out 00, AL ; Loads lower byte of the Count
Mov AL, BH

Out 00, AL ; Loads higher byte of the Count

BACK: Mov AL, 01H
Out 0B, AL ; Loads Control word (01H) in the
; Control
; register to
; Latch 16-bit Counter in the Count
; register of Counter o

In AL, 00H ; Get the lower two digits of the count
Cmp AL, 00H ; Compare with zero

JNZ BACK ; Repeat

IN AL, 00H ; Get the higher two digits of the Count

CMP AL, 00H ; Compare with zero

JNZ BACK ; Repeat

Mov AL, 01H ; Load bit pattern to run Alarm

OUT 0CH, AL ; Send it to portc

CALL DELAY ; Wait for 5 seconds

Mov AL, 00H ; Load bit pattern to stop Alarm

OUT 0CH, AL ; Send it to portc

JMP START ; Repeat.

Delay routine:

This delay routine gives delay of 5 seconds.

Mov AL, 77H

OUT 06, AL

; Loads Control word (71H) in the
; Control register

Mov AL, 1 H

OUT 08, AL

; Loads lower byte of the Count

Mov AL, 27H

; Loads higher byte of the Count

OUT 02H

Mov AL, BH

OUT 0BH, AL

Mov AL, 05H

OUT 0H, AL

; Loads lower byte of the Count

Mov AL, 00H

; Loads higher byte of the Count

OUT 0H, AL

BACK: MOV AL, BH

OUT 06, AL ; Loads Control word (81H) in the
; Control register
; to latch 16-bit Count in the Count
; register of Counter2

IN AL, 04H ; Get the lower two digits of the Count

CMP AL, 00 ; Compare with 00H

JNZ BACK ; If not zero, Repeat

IN AL, 04H ; Get the higher two digits of the Count

CMP AL, 00 ; Compare with 00H

JNZ BACK ; If not zero, Repeat

RET ; Return to main program

8051 Hardware Architecture

- * 8051 is a standalone high performance μc

- * Intended for use in sophisticated real-time applications, such as instrumentation, industrial control automobiles and computer peripherals.


- * It provides extra features like interrupt, bit addressability and an enhanced set of instr which make the chip very powerful and cost effective

features:-

- * 8-bit CPU

- * On-chip oscillator

- * 4KB of Program memory (ROM)




Block Diagram of 8051

- * 128 bytes of Data memory (RAM)


- * 21 Special function Registers

- * 4 Ports of 8 bits each (P0 to P3)

8051 Architecture:



PSW - Program status word



R ₃	0	R ₅₀	0	Register Bank
-	0	-	0	0 - 1
-	0	-	0	1 - 0
-	1	-	1	0 - 1

- * 64 KB addr space for external data memory.
- * 64 KB addr space for program memory
- * 2 16 bit timer/counter
- * 5 source interrupt Structure
- * Full duplex Serial port
- * Bit addressability
- * On-chip clock Oscillator
- * Power bit processing Capability

Bus :- * Bus is a collection of wires which transfers data.

Address Bus :- * 16 bit address bus
* used to transfer the addr from CPU to memory

Data Bus :- * 8 bit data bus
* used to carry data

Special Function Registers (16 SPRs)

* All the resources in the 8051 can be accessed through SPRs maintained in internal data memory

Accumulator (Acc): 'A' reg
* In all arithmetic operations, Acc is used as one of the operands and after the operation, the result is also stored in the Acc

'B' register: It is mainly used for multiply and divide operations in which it acts as one operand & after the operation a part of the result be stored in this reg. It is also called

Scratch pad i.e a temporary reg

Stack pointer :-

- * 8-bit reg.
- * This pointer can point to any location in the internal data RAM. (location 0 to 127)
- * When the chip is reset, this reg is initialized to 07#.
- * During Push & CALL instr, the SP is first incremented and then data is stored in the stack.

Data pointer:- (DPTR)

- * 16 bit register. It normally contains 16-bit address consisting of a high byte (DPH) and a low byte (DPL).

Ports (P₀ to P₃) :-

- * 4 bidirectional 8 bit each I/O ports. These are directly represented as pins of the 8051 chip & are bit addressable as 10 ports or addr lines.
[* P₀ and P₂ can be used as 10 ports or addr lines. The lower order bits (A₀-A₁) are sent through P₂ & the higher order address bits are sent through P₂ (P_{2.0}-P_{2.7}).]
- * P₁ acts as 10 ports and it plays an important role in programming of internal memory of 8051.
- * P₃ acts as 10 ports and its pins have other functions like Serial input line (P_{3.0}), Serial output line (P_{3.1}), External interrupt lines (P_{3.2}, P_{3.3}), External Timer I/P lines (P_{3.4}, P_{3.5}), External Data memory write strobe (P_{3.6}) & External Data memory Read strobe (P_{3.7})

- * Timer 0 (TH0, TL0) and Timer 1 (TH1, TL1) are two 16 bit registers that can be used in timer counter operations.

Serial Data Buffer (SBUF) (temporary reg)

- * This reg holds the data that has to be transmitted through the serial port and also holds the data that is received.
- * This reg is interconnected to 2 shift reg (8-bits each).

Control and status registers :-

- * All the SFRs (like IP, IE, TMOD, TCON, PCON, SCON) that are used for controlling the internal resources.
- * The Instr decoding and controlling signal generation are performed using the Timing and Control circuit block.
- * The Bidirectional ports P0 to P3 have the basic structure containing drivers & latches.
- * The port drivers are connected to I/O ports, whereas the latches are connected to the internal Bus.
- * To access the internal program memory (ROM) as well as external pgm memory, the pgm addr reg is interfaced to pgm counter which is connected to the incrementer circuit for incrementing PC.
- * A Bidirectional buffer has been provided to temporarily store the branch addr & operand addr information.

- * Two temporary reg T_{MP_1} and T_{MP_2} are connected to ALU. These reg hold the Operands for Calculation
- * The PSW reg is directly interfaced to ALU for updation on the basis of the last operation.

PCON - Power control reg

SCON - Serial control reg

TMOD - Timer mode control reg

TCON - Timer control reg

IE - Interrupt enable reg

IP - Interrupt Priority reg

Pin Configuration of 8051 µc

P _{1.0}	1	V _{cc}
P _{1.1}	2	P _{0.0} /AD ₀
P _{1.2}	3	P _{0.1} /AD ₁
P _{1.3}	4	P _{0.2} /AD ₂
P _{1.4}	5	P _{0.3} /AD ₃
P _{1.5}	6	P _{0.4} /AD ₄
P _{1.6}	7	P _{0.5} /AD ₅
P _{1.7}	8	P _{0.6} /AD ₆
RST/NPD	9	P _{0.7} /AD ₇
	8051	31 EA/VPP
RxD/P _{2.0}	10	30 ALE/PROG
TxD/P _{2.1}	11	29 PSEN
INT0/P _{3.2}	12	27 P _{2.7} , A ₁₅
INT1/P _{3.3}	13	26 P _{2.6} , A ₁₄
T ₀ /P _{3.4}	14	25 P _{2.5} , A ₁₃
T ₁ /P _{3.5}	15	24 P _{2.4} , A ₁₂
WR/P _{3.6}	16	23 P _{2.3} , A ₁₁
RD/P _{3.7}	17	22 P _{2.2} , A ₁₀
XTAL ₁	18	21 P _{2.1} , A ₉
XTAL ₂	19	20 P _{2.0} , A ₈
V _{ss}	20	

V_{cc} and V_{ss} : Power Supply pin

V_{cc} : connected to +5V

V_{ss} : ground pin

Port 0 (P_{0.0} to P_{0.7}) :-

- * 8 bit bidirectional I/O pins
- * Bit addressable
- * They can sink upto 8 LS TTL logic gates.
- * while accessing external memory, these pins acts as I_Baddr bus / data bus (AD₀ - AD₇)

Port 1 (P_{1.0} - P_{1.7}):-

- * 8 bit bidirectional I/O port with internal pull-ups
- * That means an open collector op can be directly connected to this port without an external pull-up
- * Plays important in internal memory programming
- * It can sink/source 3 LS TTL P/P's.

Port 2 (P_{2.0} - P_{2.7}):-

- * 8 bit bidirectional I/O port with internal pull-ups
- * Acts as Higher order addr byte, which accessing the external memory (A₈ - A₁₅) .
- * plays a role during the programming of the internal ROM.

Port 3 (Port 3.0 - Port 3.7):-

- * 8 bit bidirectional I/O port with internal pull-ups

- * Alternate fn's of Port 3 pins are :

P_{3.0} - RXD (Serial I/P)

P_{3.1} - TXD (Serial O/P)

P_{3.1} - INTO
P_{3.2} - INTI

} External

} Interrupts

⑤

P_{3.4} - To (Timer 0 external i/p)

P_{3.5} - T₁ (Timer 1 external i/p)

P_{3.6} - WR (External data memory write strobe)

P_{3.7} - RD (External Data memory read strobe)

ALE/PROG

ALE - Address Latch enable (op pin)

- used for latching the lower-order lines (A₀-A₇) of the addr bus.

PROG - I/p pin

- act as an i/p pin for the programming pulses during the programming of the internal EEPROM.

XTAL 1 and XTAL 2 :-

* the 8051 has an internal clk circuit

* a crystal oscillator is connected directly to these pins

* freq. range is 3.5 - 12 MHz

* XTAL 1 is grounded and the Oscillator s/c goes to XTAL 2

PSEN :- (Active low o/p pin)

* used for fetching the data from external pgm memory

EA/VPP :-

\bar{EA} - if connected to 5V ; indicate the processor that the 4KB of the pgm memory within the chip should be used
low : external memory

VPP -

* while programming the 8751 , this pin used a programming supply voltage (VPP) [= 21V]

RST/VPD :-


RST :- high on this pin , for more than 24 osc cycles will reset the chip

VPD :-

* used to supply power to the internal RAM during power failure or power down modes

Memory Organisation


- * In the 8051, The memory is Organised into
 - Program memory (code) - read-only (ROM)
 - Data memory (Data) - read-write (RAM)
- * The Intel 8051 has 128 Bytes of RAM and 4 KB of ROM within the chip.
- * The addr bus of the 8051 is 16-bit wide so it can access 64 KB of external memory. (Pgm & Data).



- * the internal DM is accessed with 8-bit addresses and the external data memory with 16 bit addresses.

Program memory :-

- * Based on the status of EA pin the program memory is accessed.



If $\bar{EA} = OV$;

- * External pgm
- memory = 0000_H - $FFFF_H$ (4k)

If $\bar{EA} = 5V$

- * Internal pgm
- mem (ROM) = 0000_H - $0FFF_H$ (4k)

Program memory

* External program

The 8051 can access 64 KB - external memory = 1000_H - $FFFF_H$

DATA Memory


- 128 Bytes of RAM and 21 Special function registers - (60K)

Internal Ram structure:-


- * The 8051 has 128 Bytes of internal data RAM.
- * The RAM space is divided into three blocks
 - * Register Banks
 - * Bit addressable memory
 - * Scratch pad memory
- * The 8051 has 4 banks of 8 registers, each R0-R7
- * The register banks are identified with two bits in the processor status word (PSW).
- * Bit addressable memory is both bit addressable and byte addressable.
- * Using General purpose Scratch pad memory, programmers can read & write data at any time for any purpose.

Special function
registers

(7)



Direct
addressing
(bits)



External Data Memory :-

- * For accessing the external data memory, the processor can issue an 16 bit address or 8 bit address.
- * To access the internal data memory, the 8 bit address is used.

Special Function Registers :-

* SFRs, which occupy the upper 128 bytes of the internal memory, are the registers that control the entire processor.

- * They can be accessed only by direct addressing
- * The registers available in 8051 are -

1. Accumulators — A and B .
2. Processor status Word — PSW .
3. I/O Port registers — P₀, P₁, P₂, P₃
4. Data pointers — DP# and DPL .
5. Serial Data buffer registers — SBUF
6. Stack Point — SP
7. Timer Registers — TH₀, TL₀, TH₁, TL₁
8. Timer control Registers — TCON and TMOD
9. Power & Port control — PCON and SCON
10. Interrupt Control Registers — IP and IE .

Port Operation

- * The 8051 has 4 bidirectional ports P₀, P₁, P₂, P₃ each port consists of 8 pins (8 bits).
- * P₁, P₂, P₃ have internal pull-ups
P₀ has open collector o/p's.
- * Each port line consist of a latch, a driver and an i/p buffer.
- * Whenever an i/p operation is required, a '1' is stored in the latch.

Port - 0

- * It performs 10 simple operations
 1. Simple I/O operation
 2. External memory interface for lower-order address bus & data bus.

Simple I/O operation :-

for i/p operation


- (i) '1' is loaded to the latch.
- (ii) Both the FETs T₁ & T₂ turned off.
- (iii) This cause port pin to float to high impedance state (Z)
- (iv) and it gets connected to the Pin Read Buffer.

Output Operation

- * data directly loaded to latch.

- * If Latch o/p is 0 ; FET T_2 is turn on and o/p pin will be grounded.

- * If Latch o/p is 1 ; Both FET ON , o/p pin will float to high impedance & external pull-up registers used to o/p 1 as the data state.



External memory Interface

For memory read/write, first the address and then the data transfer will be done.


- * When the addr is transferred, the control S/I's will connect the addr information directly to the pin through FET's T_1 and T_2 , port latch is disconnected.

- * If address bit = 1, T_1 ON, T_2 OFF, logic 1 s/l on Port Pin
address bit = 0, T_1 OFF, T_2 ON, logic 0 s/l on Port Pin

(9)

Port 1 Operation

* Port 1 is a bidirectional port with internal pull-up's.
FET T_2 and T_3 act as internal pull up to T_1 .



input operation


- Logic '1' is loaded to the latch
- Thus turn off T_1 .
- Port pin will float to high impedance state and will be connected to the Pin read buffer.
- A external device may place a '0' by driving the pin to the ground.

Output operation :-

- The value will be loaded to the ~~port~~ latch.
- If it is '1', FET T_1 will turned off. and thus drives pin high through pull-up's (T_2 and T_3).
- If the latch value is 0, FET T_1 is ON, this will ground the port pin and it show '0'.

Port 2 Operation :-

- * Used as bidirectional 16 port or it can be also used to o/p higher order addr bus for external memory interface.



Input operation

- Logic '1' is stored in Latch. The FET T₁ is turned off and floats in high impedance state.
- The pin directly connected to Pin read Buffer. external device can place 0 or 1 on the pin.

- Latch containing 0, will turn on FET T₁, thus grounding the pin
 - Latch containing 1, will turn off FET T₁ and the pin driven to logic level 1.
- Ex:** When Port 2 is used to o/p higher order addr bits for external memory access, the control S/I will bypass the latch and the addr bits are directly connected to the pin through FETs.

Port 3 operation


- * Pins of Port 3 facilitate alternate functions
- * Function of Port 3 pins is either under the control of the port latches or ^{under} the control of SFR.

Port	Pin	Function
P3.0		RxD - serial I/p data line
3.1		TxD - transmit data line
3.2		INTO - External Interrupt 0
3.3		INTI - External Interrupt 1
P3.4		T ₀ - Timer 0 External I/p
3.5		T ₁ - Timer 1 External I/p
3.6		WR - External DM write strobe
3.7		RD - External DM Read strobe

- * The port may be read in two ways

read latch using Read Latch S/I
 read pin using Read Pin Signal

- * To avoid misinterpretation, some of the instructions read a port, modify the data and write back the data into the port.
- * This read-Modify-write instructions read the data from the latches
- * All other instructions read the data from the port pins only.



Addressing modes of 8051

* The way in which data is specified in an instruction is called addressing mode.

① Immediate addressing mode:-

* Data is given in the instruction itself.

* The data is preceded by the '#' symbol.

ADD A, #08₁₆

; Add the data #08₁₆ to the accumulator & store the result in accumulator itself.

② Register Direct addressing

* The register contains the data to be manipulated is specified in the instruction.

ADD A, R₀

; Adds the content of reg R₀ to accumulator contents and store result in accumulator.

③ Memory Direct Addressing:-

* The memory address that contains the data is specified in the instruction.

ADD A, [74]₁₆

; Add the accumulator with content in the memory address 74₁₆.

④ Memory Indirect addressing mode :-

* The register that contains the memory address of the data is specified in instr.

* The register specified is preceded by the '@' symbol.

ADD A, @R₀

; Add the accumulator content with the content of the address given in the register R₀.

⑤ Indexed Addressing (or) Base register plus index register

indirect addressing

- * The DPTR or PC register act as the base register & register A acts as the index register.
- * Thus the base register (DPTR or PC) and the index register A are added to get the memory location.

MOV A, @ A + DPTR

Instruction Set:-

DATA TRANSFER INSTRUCTIONS :-

- * It is divided into 3 classes
 1. General purpose transfers
 2. Accumulator-Specific transfers
 3. Address-Object transfers

General Purpose Transfers :-

- * MOV
- * PUSH
- * POP

MOV — performs data (bit or byte) transfer from the source to destination

MOV destination, source

MOV A, R0


to move bit data.

MOV C, bit

PUSH

PUSH < Source >


- Push increments the SP (stack pointer) register ①



- then transfers a byte from the source operand to the stack element, currently addressed by SP

$((SP)) \leftarrow \text{direct}$

PUSH 80H



POP :- * POP transfers a byte operand from the stack element addressed by the SP register to the destination operand. $(\text{direct}) \leftarrow ((SP))$

* Then decrements SP $(SP) \leftarrow (SP) - 1$

POP < Destination >

Accumulator-Specific Transfers :- (process on accumulator)

- XCH - Exchange accumulator with byte variable

XCH A, < Byte >

exa : **XCH A, Rn**

- XCHD - Exchange lower-order (nibble - 4 bits) byte with lower order nibble of register A.

XCHD A, @ Rn

Exchange
digits

- MOVX - Move byte from External Data memory (specified by DPTR) and register A

MOVX A, @DPTR

$(A) \leftarrow ((DPTR))$

- MOVC - Move a byte from the program memory to register A

* $\text{MOVC } A, @A + \text{DPTR}$

$$(A) \leftarrow ((A)) + (\text{DPTR})$$

* $\text{MOVC } A, @A + \text{PC}$

$$\text{PC} \leftarrow (\text{PC}) + 1$$

$$A \leftarrow ((A)) + ((\text{PC}))$$

Address-Object transfer:

$\boxed{\text{Mov DPTR, #data 16}} \rightarrow (\text{DPTR}) \leftarrow \# \text{data 16}$

* the data pointer (DPTR) is loaded with 16-bit constant

Arithmetic Instructions

- ADD

$\boxed{\text{ADD } A, <\text{Source Byte}>} \Rightarrow A = A + <\text{byte}>$

exa:-

$\text{ADD } A, R_n$

$\text{ADD } A, \text{direct}$

- ADDC - Add register A with source byte and carry.

$\boxed{\text{ADDC } A, <\text{byte}>} \Rightarrow \text{ADDC } A = A + <\text{Byte}> + <\text{Carry}>$

exa:- $\text{ADDC } A, R_n$; $\text{ADDC } A, \# \text{data}$

- SUBB (Subtract with borrow)

$\boxed{\text{SUBB } A, <\text{Source byte}>} \Rightarrow A = A - <\text{byte}> - \text{Carry}$

exa:- $\text{SUBB } A, R_n$

$\text{SUBB } A, \# \text{data}$

Inrement / Decrement :-

* Inrement / decrement the indicated variable by 1.

$$\langle \text{Byte} \rangle = \langle \text{Byte} \rangle + 1$$

$$\langle \text{Byte} \rangle = \langle \text{Byte} \rangle - 1$$

Exa :-

INC A ; $(A) \leftarrow (A) + 1$.

DEC A ; $(A) \leftarrow (A) - 1$.

Multiplication / Division :-

MUL - performs an unsigned multiplication of register A by register B

$$\boxed{\text{MUL AB}} \Rightarrow \begin{matrix} \xrightarrow{\text{bit}(15-8)} & \xleftarrow{\text{bit}(7-0)} \\ B : A = B \times A \end{matrix}$$

DIV - divides the unsigned 8-bit integer in accumulator by the unsigned 8 bit integer in register B.

$$\boxed{\text{DIV AB}} \Rightarrow \begin{matrix} A = \text{Int}[A/B] - A \text{ saves quotient} \\ B = \text{Mod}[A/B] - B \text{ has remainder} \end{matrix}$$

Decimal-adjust accumulator for addition :-

* The DAA instruction is used to convert the binary sum obtained after adding two BCD numbers into a BCD number

DA A

Logical Instructions

Clear

- ANL <destination byte>, <Source byte> - Logical AND for byte Variable

* ANL performs the bit-wise logical AND operation between the variables indicated and stores result in destination variable.

exa :-

ANL A, Rn ; $(A) \leftarrow (A) \wedge (R_n)$

ANL direct, #data $(\text{direct}) \leftarrow (\text{direct}) \wedge \#data$

- ORL <dest. byte>, <Src. byte> - Logical OR for byte Variable

* performs logical OR operation & stores the results in destination byte.

exa :-

ORL A, #data ; $(A) \leftarrow (A) \vee \#data$

ORL direct, A ; $(\text{direct}) \leftarrow (\text{direct}) \vee A$

- XRL <dest. byte>, <src. byte> - Logical XOR for byte Variable

* performs bitwise logical XOR operation b/w the indicated variables, & stores result in destination.

exa :-

XRL A, Rn ; $(A) \leftarrow (A) \oplus (R_n)$

XRL direct, #data ; $(\text{direct}) \leftarrow (\text{direct}) \oplus \#data$

clear accumulator.

CLR A ; $(A) \leftarrow 0$.

- Complement accumulator

CPL A ; $(A) \leftarrow (\bar{A})$

- Rotate accumulator left

RL A ; $(A_0) \leftarrow (A_7)$


$(A_{n+1}) \leftarrow (A_n)$ $n=0 \rightarrow 6$

- Rotate accumulator left through the carry flag

RLC A ; $(A_{n+1}) \leftarrow (A_n)$

$(A_0) \leftarrow (C)$


$(C) \leftarrow (A_7)$



- Rotate accumulator right

RRA ; $(A_n) \leftarrow (A_{n+1})$

$(A_7) \leftarrow A_0$




- Rotate accumulator right through carry flag

RRC A ; $(A_n) \leftarrow (A_{n+1})$

$(A_7) \leftarrow (C)$

$(C) \leftarrow (A_0)$



- SWAP A - interchanges the low and high-order nibbles of the accumulator

$A_{(3-0)} \leftrightarrow A_{(4-1)}$

Control transfer instructions :-

* 3 classes

1. unconditional calls, returns & jumps
2. Conditional jumps
3. Interrupts

Unconditional :-

- SJMP rel - address (Short jump) - jump to $(PC) + 8\text{ bit rel-addr}$
- AJMP 11-bit address (Absolute jump) - jump to $PC : addr$
- LJMP address (Long jump) - jump to $addr$
- JMP @A+DPTR - jump to $A + DPTR$
- ACALL 11 bit address - call subroutine at $PC : addr$.
- LCALL addr - call subroutine at $addr$.
- RET - Return from subroutine
- RETI - Return from interrupt
- NOP - No operation

Conditional

- CJNE - compares the first operand to the second operand and performs a jump if they are not equal.
- DJNZ - decrements the source operand and returns the result to the operand. A jump is performed if the result is not zero
- JNE rel - jump if $A \neq 0$
- JNZ rel - jump if $A \neq 0$

Bit Manipulation Instruction

* A special feature of 8051 microcontroller is that it can handle bit data as well as byte data.

ANL C, bit → C AND bit

ORL C, bit → C OR bit

MOV C, bit → C = bit

CLR C → C = 0

SETB C → C = 1

CPL bit → bit = Not bit

JC rel → jump if C = 1

JNC rel → jump if C = 0

Relative (short range) ⇒ +127 to -128 ($+TF_H$ to -80_H)
(1 KB)

Absolute range : 0000_H to $0FFF_H$ (2 KB)

Long range : 0000_H to $FFFF_H$

(3)

Important 8051 Interfacing Programs

1) Interfacing ADC Using 8051 (Analog to digital converter) 0803/0804/0805

Mov P1, # OFF_H ; Configure Port 1 as i/p


Back : CLR P2.6 ; } To generate start of conversion, first
SETB P2.6 ; } make signal Low then High

AGAIN : JB P2.7, AGAIN ; check for End of conversion signal

CLR P2.5 ; } Read converted data through Port 1
MOV A, P1 ; }

SETB P2.5 ; Disable read after reading data

SJMP BACK; go for next conversion



* Interfacing DAC (Digital to Analog converter)

To generate Sawtooth waveform .

Mov R0, # 255_H ;


Mov AL, 00_H ;

L1 : Mov Port, A ; Any port

INC A;

DJNZ R0, L1 ;

RET:



D → 1

1) Square Wave Generation

MOV SP, #08H

Repeat : MOV P1, #OFFH

LCALL Delay

MOV P1, #00H


LCALL Delay

LJMP Repeat

Delay : MOV R0, #OFFH

POACK : DJNZ R0, POACK

} delay
RET



Timer 1 is used

MOV P1, 00
CALL Delay
MOV P1, FF
RET

1) B- Square wave generation using timers of 8051.

* Assume that XTAL = 11.0592 MHz. Write ALP to generate a square wave of 2KHz freq on Pin P1.5 (Timer 1 is used)

Solution

$$\text{Freq. of Square wave} = 2\text{KHz}$$

$$\text{Time period of square wave} = \frac{1}{f} = \frac{1}{2 \times 10^3} = 500\mu\text{s}$$

$$\text{Time period (T)} = T_{ON} + T_{OFF} = 500\mu\text{s}$$

$$T_{ON} = 250\mu\text{s}; T_{OFF} = 250\mu\text{s}$$

$$\begin{aligned} \text{Count} &= \frac{T_{ON}}{\text{Timer clock period}} \\ &= \frac{250\mu\text{s}}{1.085\mu\text{s}} \end{aligned}$$

$$\boxed{\text{Count} = 230}$$

Count to be loaded in TH1, & TL1

$$= 65536 - 230$$

$$= 65306 = FFA_{16..4}$$

$$\begin{aligned} \text{Timer clock period} &= \frac{12}{\text{Crystal freq}} \\ &= \frac{12}{11.0592 \times 10^6} \\ \boxed{T_{CLK} = 1.085\mu\text{s}} \end{aligned}$$

$$\boxed{TH1 = FF \text{ and } TL1 = FA_{16}}$$

Mov TMOD, # 10_{16} ; timer 1 mode 1
④

AGAIN: Mov TL₁, # $1A_{16}$; (16 bit mode)

Mov TH₁, # FF_{16} ; } load timer 1

SETB TR₁;


BACK: JNB TF₁, BACK; wait for timer rollover

CLR TR₁; stop timer 1

CPL P_{1.5}; complement P_{1.5}

CLR TF₁; clear timer flag

SJMP AGAIN; Reload timer 1 & continue.



Triangular Wave

Mov SP, # 08_{16}

Mov R0, # $00H$; send output digital data.



Repeat: Mov Port, R0; data is gn through ports.

INC R0

CJNZ R0, # FF_{16} , Repeat

Repeat1: Mov Port, R0

DJNZ R0, Repeat1; decrement digital data least

LJMP Repeat

Write ALP to find Square of a number using 8051

Input	
Address	Data
5000	24
5001	76

Output	
Addr	Data
5001	76
5002	05

MOV DPTR, #5000_H. Input memory location
MOVX A,@DPTR ; move ip data to A
MOV B,A ; A → B
MUL AB ; 24 × 24 = 0576 05-B
INC DPTR; 5000+1 = 5001 76-A
MOVX @DPTR, A ; 76 → 5001
INC DPTR; 5002
MOV A,B ; B=05 → A
MOVX @DPTR, A ; A=05 → 5002.
HLT.

Kavya
Niveditha
Jennifer Wong
Shymala
Sathya
Revathi
Jegatheswari
Ranjitha
Kingshu

$$\text{Duty cycle} = \frac{T_{on}}{T_{on} + T_{off}} = 62\%$$

Unit - V

Interfacing MicroControllers

Programming 8051 Timers - Serial port programming -
Interrupts programming - LCD and keyboard interfacing
ADC, DAC and Sensor Interfacing - External
Memory interface - Stepper motor & Waveform
generator.

Programming 8051 Timers:-

There are four modes of timer, mode 0, mode 1, mode 2 and mode 3

Mode 0: - Both Timers in Mode 0 are 8-bit Counter
with a divide-by-32 prescale.

- In this mode, The Timer register is
Configured as a 13-bit register. As the Count
rolls over from all 1s to all 0s. & It sets the
Timer interrupt flag TFI.

- The Counted input is enabled to the Timer
When TR1 = 1 & either GATE = 0 or $\overline{TNT1} = 1$

- TR1 is a Control bit in the Special Function
Register TCON GATE is in THOD





Fig: Timer / Counter Control logic
Fig: Timer / Counter 1 mode 0 : 13-bit Counter


The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate & should be ignored. Setting the run flag (TR1) does not clear the register.

Mode 1: Both Timers in Mode 1 are 16-bit counters. As the Count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF.

The Counter input is Enabled to the Timer when TR1 = 1 & either RATE = 0 or INT1 = 1.

Timer 0 Mode 1 programming :-

The fig shows the Timer Control logic for Timer 0 in mode 1.




A Time delay can be generated using mode 1 of the Timer 0 Using following steps.

1. Load TMOD register indicating Timer 0 is used & Mode1 is selected

T	6	5	4	3	2	1	0
TMOD	x	x	x	x	0	0	0 1

2. Load TL0 and TH0 register with Count values.
3. Start the Timer by setting TR0bit = 1
4. Monitor the Timer flag (TFO) with the JNB TFO, Target address instruction.
5. Stop the Timer by clearing TR0 bit = 0 with CLR TR0 Instruction
6. Clear TFO flag with CLR TFO Instruction.

When start & stop of timer is done Using software, no External hardware needed.



Timer 0 Control logic When GATE=0 & INT0=1

Fig Timer 0 in model 1, No External hardware is used to start & stop

Timer 1 model programming:-

The fig shows the timer Control logic for Timer 1 in model 1




Fig : Timer 1 in model

Timer 1 Counter logic

A Time delay can be generated using model of the timer 1 Using following steps.

1. Load TMOD register indicating timer 1 is used & Model is selected.

T	6	5	4	3	2	1	0
TH0D	0	0	0	1	X	X	X

$= 10H$

2. Load TH1 and TL1 register with Count values


3. Start the timer by setting TR1 bit = 1

4. Monitor the timer flag (TF1) with the JNB TF1, target address Instruction.

5. Stop the Timer by Cleaning TR1 bit = 0 with CLR TR1 Instruction.

6. CLEAR TF1 flag with CLR TF1 Instruction

When the start and stop of timer is done Using software , no External Hardware is needed.



Timer1 Control logic When GATE=0 & INT1=1

Mode 2: Mode2 Configure the Timer register as an 8-bit Counter (TL) with automatic reload.

Timer0 Mode2 programming: The figure shows the timer Control logic for timer 0 in mode 2.




Fig: Timer 0 in mode 2.

A Time delay can be generated using mode 2 of the timer 0 using following steps:

1. Load TMOD register indicating timer 0 owned and mode 2 is selected.

TMOD

T	6	5	4	3	2	1	0
x	x	x	x	0	0	1	0


 = 0211

2. Load TH0 register with Count Value
3. Start the timer by setting TRO bit = 1.
4. Monitor the timer flag (TF0) with the JNB TF0, target address Instruction
5. Clear the TF0 flag, with CLR TF0 Instruction

6. Go back to step 4. There is no need to load TH0 register.

When start & stop of timer is done using

Software, no external hardware is needed.




Timer0 Control logic.

When $GATE = 0$ & $\overline{INT0} = 1$

Timer1 Mode 2 programming :-

The figure shows the timer Control logic for timer1 in mode 2.



Sig Timer1 in mode 2.

A Timer delay can be generated using mode 2 of the timer 1 using following steps:


- 1) Load TMOD register indicating timer 1 is used and mode 2 is selected.

7	6	5	4	3	2	1	0
TMOD	0	0	1	0	X	X	X

mod
9

2. Load TH1 register with Count Value
3. Start the Timer by setting TR1 bit = 1
4. Monitor the Timer flag (TF1) with the JNB TF1, target address Instruction.
5. Clear the TF1 flag , with CLR TF1 Instruction
6. Go back to step 4. There is no need to load TH1 register again since mode 2 is auto loaded.

When start & stop of Timer is done Using Software, no External Hardware is needed.



Timer 1 Control logic


When GATE = 0 & INTI = 1

Mode 3:- Timer 1 in Mode 3 simply holds its Count. The Effect is the

Same as setting Timer 0. Timer 0 in mode 8 establishes T_{LO} & T_{HO} as two separate counters.

The logic for Modes on Timer 0 is shown in fig. T_{LO} uses the Timer 0 Control bits: G/T, GATE, TR₀, INT₀ & TF₀.

T_{HO} is locked into a Timer mode and takes over the use of TR₁ & TF₁ from Timer 1. Thus T_{HO} now controls the Timer 1 Interrupt.



SERIAL PORT PROGRAMMING:

- Serial data communication uses two methods
 - Synchronous method transfers a block of data at a time
 - Asynchronous method transfers a single byte at a time
- There are special IC's made by many manufacturers for serial communications.
 - UART (universal asynchronous Receiver transmitter)
 - USART (universal synchronous-asynchronous Receiver-transmitter)

Asynchronous – Start & Stop Bit

- Asynchronous serial data communication is widely used for character-oriented transmission.
- Each character is placed in between start and stop bits, this is called framing
- Block-oriented data transfers use the synchronous method.
- The start bit is always one bit, but the stop bit can be one or two bits
- The start bit is always a 0 (low) and the stop bit(s) is 1 (high)

Data Transfer Rate

- The rate of data transfer in serial data communication is stated in bps (bits per second).
- Another widely used terminology for bps is baud rate. It is modem terminology and is defined as the number of signal changes per second

Registers related to Serial Communication

1.SBUF Register


2.SCON Register


3.PCON Register

SBUF Register

- SBUF is an 8-bit register used solely for serial communication.
- For a byte data to be transferred via the TxD line, it must be placed in the SBUF register. The moment a byte is written into SBUF, it is framed with the start and stop bits and transferred serially via the TxD line.
- SBUF holds the byte of data when it is received by 8051 RxD line. When the bits are received serially via RxD, the 8051 deframes it by eliminating the stop and start bits, making a byte out of the data received, and then placing it in SBUF.


SCON Register





Doubling Baud Rate

- There are two ways to increase the baud rate of data transfer
 1. By using a higher frequency crystal
 2. By changing a bit in the PCON register
- PCON register is an 8-bit register.



- When 8051 is powered up, SMOD is zero
- We can set it to high by software and thereby double the baud rate.

8051 Serial Communication

- Synchronous and Asynchronous
- SCON Register is used to Control
- Data Transfer through TXd & RXd pins
- Some time - Clock through TXd Pin

Four Modes of Operation:

- Mode 0 :Synchronous Serial Communication
- Mode 1 :8-Bit UART with Timer Data Rate
- Mode 2 :9-Bit UART with Set Data Rate
- Mode 3 :9-Bit UART with Timer Data Rate

8051 Serial Port – Mode 0

- The Serial Port in Mode-0 has the following features:
 - Serial data enters and exits through RXD
 - TXD outputs the clock
 - 8 bits are transmitted / received
 - The baud rate is fixed at (1/12) of the oscillator frequency

8051 Serial Port – Mode 1

- 10 bits are transmitted / received
 - Start bit (0)
 - Data bits (8)
 - Stop Bit (1)
- Serial data enters through RXD

- Serial data exits through TXD
- On reception is completed, the stop bit goes into RB8 bit in SCON register.
- Baud rate is determined by the Timer 1 overflow rate.

8051 Serial Port – Mode 3

- 11 bits are transmitted / received
 - Start bit (0)
 - Data bits (8)
 - 1 bit can be programmed
 - Stop Bit (1)
- 9th data bit is the TB8 in SCON register, used to send the parity of the byte to be transmitted.
- On reception of frame, the 9th data bit goes into RB8 in SCON register
- Baud rate is determined by Timer 1 overflow rate.

Programming Serial Data Transmission

1. TMOD register is loaded with the value 20H, indicating the use of timer 1 in mode 2 (8-bit auto-reload) to set baud rate.
2. The TH1 is loaded with one of the values to set baud rate for serial data transfer.
3. The SCON register is loaded with the value 50H, indicating serial mode 1, where an 8-bit data is framed with start and stop bits.
4. TR1 is set to 1 to start timer 1
5. TI is cleared by CLR TI instruction
6. The character byte to be transferred serially is written into SBUF register.
7. The TI flag bit is monitored with the use of instruction JNB TI, xx to see if the character has been transferred completely.
8. To transfer the next byte, go to step 5.

Programming Serial Data Reception

1. TMOD register is loaded with the value 20H, indicating the use of timer 1 in mode 2 (8-bit auto-reload) to set baud rate.
2. TH1 is loaded to set baud rate
3. The SCON register is loaded with the value 50H, indicating serial mode 1, where an 8-bit data is framed with start and stop bits.
4. TR1 is set to 1 to start timer 1
5. RI is cleared by CLR RI instruction
6. The RI flag bit is monitored with the use of instruction JNB RI, xx to see if an entire character has been received yet
7. When RI is raised, SBUF has the byte, its contents are moved into a safe place.
8. To receive the next character, go to step 5.

Example 1. Write a program for the 8051 to transfer letter ‘A’ serially at 4800- baud rate, 8 bit data, 1 stop bit continuously.

```

ORG 0000H
LJMP START
ORG 0030H
START: MOV TMOD, #20H ; select timer 1 mode 2
        MOV TH1, #0FAH ; load count to get baud rate of 4800
        MOV SCON, #50H ; initialize UART in mode 2
; 8 bit data and 1 stop bit
        SETB TR1 ; start timer

```

AGAIN: MOV SBUF, #'A' ; load char 'A' in SBUF
 BACK: JNB TI, BACK ; Check for transmit interrupt flag
 CLR TI ; Clear transmit interrupt flag
 SJMP AGAIN
 END

Example 2. Write a program for the 8051 to transfer the message 'EARTH' serially at 9600 baud, 8 bit data, 1 stop bit continuously.

```

ORG 0000H
LJMP START
ORG 0030H

START: MOV TMOD, #20H ; select timer 1 mode 2
        MOV TH1, #0FDH ; load count to get reqd. baud rate of 9600
        MOV SCON, #50H ; initialise uart in mode 2
; 8 bit data and 1 stop bit
        SETB TR1 ; start timer
LOOP: MOVA, #'E' ; load 1st letter 'E' in a
        ACALL LOAD ; call load subroutine
        MOVA, #'A' ; load 2nd letter 'A' in a
        ACALL LOAD ; call load subroutine
        MOVA, #'R' ; load 3rd letter 'R' in a
        ACALL LOAD ; call load subroutine
        MOVA, #'T' ; load 4th letter 'T' in a
        ACALL LOAD ; call load subroutine
        MOVA, #'H' ; load 4th letter 'H' in a
        ACALL LOAD ; call load subroutine
        SJMP LOOP ; repeat steps
LOAD: MOVSBUF, A
HERE: JNB TI, HERE ; Check for transmit interrupt flag
      CLR TI ; Clear transmit interrupt flag
      RET
      END
  
```

PROGRAMMING 8051 TIMERS:

- The 8051 has two timers: timer0 and timer1. They can be used either as timers or as counters. Both timers are 16 bits wide.*

Timer Mode control (TMOD) Special Function Register:

- TMOD register is not bit addressable.*
- 8 bit register.*
- Gate: This is an OR Gate enabled bit which controls the effect of on START/STOP of Timer C/T bit and is used to decide whether a timer is used as a time delay generator or an event counter.*

Gate	C/T	M1	M0	Gate	C/T	M1	M0
Timer-1				Timer-0			

M1	M0	Mode
0	0	Mode 0
0	1	Mode 1
1	0	Mode 2
1	1	Mode 3

- If this bit is 0 then it is used as a timer and*
- if it is 1 then it is used as a counter.*


Timer/ Counter control logic (TCON):

- TCON is bit addressable.
- It is partly related to Timer and partly to interrupt.


Figure: TCON Register

The various bits of TCON are as follows.

- TF1 : Timer1 overflow flag.
- TR1 : Timer1 run control bit.
- TF0 : Timer0 overflow flag.
- TR0 : Timer0 run control bit.
- IE1 : Interrupt1 edge flag.
- IE0 : Interrupt0 edge flag.
- IT1 : Interrupt1 type control bit.
- IT0 : Interrupt0 type control bit.



Timers can operate in four different modes. They are as follows



Timer Mode-0: (13-bit UP counter)

- In this mode, the timer is used as a 13-bit UP counter

Figure: Operation of Timer on Mode-0

- The lower 5 bits of TLX and 8 bits of THX are used for the 13 bit count. Upper 3 bits of TLX are ignored. When the counter rolls over from all 0's to all 1's, TFX flag is set and an interrupt is generated.

Timer Mode-1: (16-bit mode)

- This mode is similar to mode-0 except that the Timer operates in 16-bit mode.




Figure: Operation of Timer in Mode 1

Timer Mode-2: (Auto reload mode)

- This is a 8 bit counter/timer operation.
- Counting is performed in TLX while THX stores a constant value. In this mode when the timer overflows i.e. TLX becomes FFH, it is fed with the value stored in THX.
- This mode is useful in applications like fixed time sampling.





Figure: Operation of Timer in Mode 2

Timer Mode-3: Split Mode (Two 8-bit counters)

- Timer 1 in mode-3 simply holds its count; The effect is same as setting $TR1=0$. Timer0 in mode-3 establishes TL0 and TH0 as two separate counters.



PROGRAMMING 8051 TIMERS IN ASSEMBLY

In order to program 8051 timers, it is important to know the calculation of initial count value to be stored in the timer register. The calculations are as follows.

In any mode, Timer Clock period = 1/Timer Clock Frequency.

$$= 1/(\text{Master Clock Frequency}/12)$$

a. Mode 1 (16 bit timer/counter)

Value to be loaded in decimal = $65536 - (\text{Delay Required}/\text{Timer clock period})$

Convert the answer into hexadecimal and load onto THx and TLx register.

$$(65536D = FFFFH+1)$$

b. Mode 0 (13 bit timer/counter)

Value to be loaded in decimal = $8192 - (\text{Delay Required}/\text{Timer clock period})$

Convert the answer into hexadecimal and load onto THx and TLx register.

$$(8192D = 1FFFH+1)$$

c. Mode 2 (8 bit auto reload)

Value to be loaded in decimal = $256 - (\text{Delay Required}/\text{Timer clock period})$

Convert the answer into hexadecimal and load onto THx register. Upon starting the timer this value from THx will be reloaded to TLx register.

$$(256D = FFH+1)$$

Steps for programming timers in 8051

Mode 1:

- Load the TMOD value register indicating which timer (0 or 1) is to be used and which timer mode is selected.
- Load registers TL and TH with initial count values.
- start the timer by the instruction "SETB TR0" for timer 0 and "SETB TR1" for timer 1.
- Keep monitoring the timer flag (TF) with the "JNB TFx,target" instruction to see if it is raised. Get out of the loop when TF becomes high.
- stop the timer with the instructions "CLR TR0" or "CLR TR1", for timer 0 and timer 1, respectively.
- Clear the TF flag for the next round with the instruction "CLR TF0" or "CLR TF1", for timer 0 and timer 1, respectively.
- Go back to step 2 to load TH and TL again.

Mode 0:

The programming techniques mentioned here are also applicable to counter/timer mode 0.

The only difference is in the number of bits of the initialization value.

Mode 2:

- Load the TMOD value register indicating which timer (0 or 1) is to be used; select timer mode 2.
- Load TH register with the initial count value. As it is an 8-bit timer, the valid range is from 00 to FFH.
- Start the timer.

Keep monitoring the timer flag (TFx) with the "JNB TFx,target" instruction to see if it is raised. Get out of the loop when TFx goes high.

- Clear the TFx flag.
- Go back to step 4, since mode 2 is auto-reload.

1. Write a program to continuously generate a square wave of 2 kHz frequency on pin P1.5 using timer 1. Assume the crystal oscillator frequency to be 12 MHz.

The period of the square wave is $T = 1/(2 \text{ kHz}) = 500 \text{ } \mu\text{s}$.

Each half pulse = 250 μs .

The value n for 250 μs is: $250 \mu\text{s} / 1 \mu\text{s} = 250$ 65536 - 250 = FF06H.

TL = 06H and TH = 0FFH.

```
MOV TMOD,#10 ;Timer 1, mode 1  
AGAIN:    MOV TL1,#06H ;TL0 = 06H  
           MOV TH1,#0FFH ;TH0 = FFH  
           SETB TR1 ;Start timer 1  
BACK:     JNB TF1,BACK ;Stay until timer rolls over  
           CLR TR1 ;Stop timer 1  
           CPL P1.5 ;Complement P1.5 to get Hi, Lo  
           CLR TF1 ;Clear timer flag 1  
           SJMP AGAIN ;Reload timer
```

2. Write a program segment that uses timer 1 in mode 2 to toggle P1.0 once whenever the counter reaches a count of 100. Assume the timer clock is taken from external source P3.5 (T1).

The TMOD value is 60H. The initialization value to be loaded into TH1 is 256 - 100 = 156 = 9CH

```
MOV TMOD,#60h ;Counter1, mode 2, C/T= 1  
MOV TH1,#9Ch ;Counting 100 pulses  
SETB P3.5 ;Make T1 input  
SETB TR1 ;Start timer 1  
BACK:     JNB TF1,BACK ;Keep doing it if TF = 0  
           CPL P1.0 ;Toggle port bit  
           CLR TF1 ;Clear timer overflow flag  
           SJMP BACK ;Keep doing it
```

INTERRUPTS PROGRAMMING.

During program execution if peripheral devices needs service from microcontroller, device will generate interrupt and gets the service from microcontroller. When peripheral device activate the interrupt signal, the processor branches to a program called interrupt service routine. After executing the interrupt service routine the processor returns to the main program.

Steps taken by processor while processing an interrupt:

1. It completes the execution of the current instruction.

2. PSW is pushed to stack.
3. PC content is pushed to stack.
4. Interrupt flag is reset.
5. PC is loaded with ISR address.

ISR will always end with RETI instruction. The execution of RETI instruction results in the following.

1. POP the current stack top to the PC.
2. POP the current stack top to PSW.

Classification of interrupts.

1. External and internal interrupts.

External interrupts are those initiated by peripheral devices through the external pins of the microcontroller.

Internal interrupts are those activated by the internal peripherals of the microcontroller like timers, serial controller etc.)

2. Maskable and non-maskable interrupts.

The category of interrupts which can be disabled by the processor using program is called maskable interrupts.

Non-maskable interrupts are those category by which the programmer cannot disable it using program.

3. Vectored and non-vectored interrupt.

Starting address of the ISR is called interrupt vector. In vectored interrupts the starting address is predefined. In non-vectored interrupts, the starting address is provided by the peripheral as follows.

- Microcontroller receives an interrupt request from external device.
- Controller sends an acknowledgement (INTA) after completing the execution of current instruction.
- The peripheral device sends the interrupt vector to the microcontroller.

8051 INTERRUPT STRUCTURE.

8051 has five interrupts. They are maskable and vectored interrupts. Out of these five, two are external interrupt and three are internal interrupts.

<i>Interrupt source</i>	<i>Type</i>	<i>Vector address</i>	<i>Priority</i>
External interrupt 0	External	0003	Highest
Timer 0 interrupt	Internal	000B	
External interrupt 1	External	0013	
Timer 1 interrupt	Internal	001B	
Serial interrupt	Internal	0023	Lowest

8051 makes use of two registers to deal with interrupts.

1. IE Register

This is an 8 bit register used for enabling or disabling the interrupts. The structure of IE register is shown below.

IE : Interrupt Enable Register (Bit Addressable)

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

	EA			IS	T1	EX1	T0	EX0
--	----	--	--	----	----	-----	----	-----

EA	IL.7	Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, interrupt source is individually enable or disabled by setting or clearing its enable bit.
-	IL.6	Not implemented, reserved for future use*.
-	IL.5	Not implemented, reserved for future use*.
IS	IL.4	Enable or disable the Serial port interrupt.
T1	IL.3	Enable or disable the Timer 1 overflow interrupt.
EX1	IL.2	Enable or disable External interrupt 1.
T0	IL.1	Enable or disable the Timer 0 overflow interrupt.
EX0	IL.0	Enable or disable External interrupt 0.

2. IP Register,

This is an 8 bit register used for setting the priority of the interrupts.

				PS	PT1	PX1	PT0	PX0
--	--	--	--	----	-----	-----	-----	-----

-	IP.7	Not implemented, reserved for future use*.
-	IP.6	Not implemented, reserved for future use*.
-	IP.5	Not implemented, reserved for future use*.
PS	IP.4	Defines the Serial Port interrupt priority level.
PT1	IP.3	Defines the Timer 1 Interrupt priority level.
PX1	IP.2	Defines External Interrupt priority level.
PT0	IP.1	Defines the Timer 0 interrupt priority level.
PX0	IP.0	Defines the External Interrupt 0 priority level.

Interrupts in 8051

- * The 8051 has 5 interrupt sources

<u>Source</u>	<u>Description</u>
<u>INT₀</u>	External request from P3.2 pin
Timer 0	Overflow from Timer 0 activates the Interrupt Request Flag TFO
<u>INT₁</u>	External request from Pin 3.3
Timer 1	Overflow from Timer 1 activates the Interrupt Request Flag TF1.
Serial port	Completion of the transmission/reception of a serial frame activates the flags TI/RI.

- * Interrupts can be enabled or disabled by (SFR- IE) Interrupt Enable Register
Setting or clearing a bit in
- * Their priorities also can be programmed by using setting or clearing the bits in Interrupt Priority Register (SFR- IP)
- * ~~If two interrupt~~ A low priority source can be interrupted by another high priority interrupt
- * A high priority interrupt cannot be interrupted by another high/low priority interrupt

(13)

- * If two interrupts of same priority arise simultaneously, then the interrupt priority is decided as

<u>Source</u>	<u>Priority level</u>
INTO	(Highest)
Timer 0	
INT 1	
Timer 1	
Serial port	(Lowest)

An interrupt is blocked, if

- * During each machine cycle, all the interrupts are separately scanned.

- * all the interrupts are prioritized by S_0 of any machine cycle.
- * The processor will go to the interrupt service in the S_1 of the next machine cycle, only if it is not blocked by any of the following condition.

- ① An interrupt of equal or higher priority is already in process.
- ② No interrupt request will be responded to until the instruction in progress is completed.
- ③ The instruction is RETI or an access to the special function Reg IF or IP. In this case, the response will come only after executing at least one more instruction.

* Once an interrupt is generated, the program counter value is stored in stack, after which the program branches to predefined location.

<u>Source</u>	<u>Location</u>
INT0	0003H
T0	000BH
INT1	0013H
T1	001BH
Serial port	0023H

* When RETI (Return from Interrupt) instruction of the interrupt service routine (ISR) is executed, the processor can return to the location where the interrupt took place.

Interrupt Enable Register (IE)

EA	X	X	ES	ET1	EX1	ETO	EX0
EA Disable all interrupts			ES = 0 ; Serial port interrupt is disabled	ET1 = 0 ; disabled	EX1 - External overflow interrupt	EX1 = 0 ; disabled	EX0 - External interrupt 0
			ES = 1 ; Enabled	ET1 = 1 ; Enabled	EX1 = 1 ; Enabled	EX1 = 1 ; Enabled	EX0 = 1 ; Enabled
				ETO = 0 ; disabled	ETO = 1 ; Enabled	EX0 = 0 ; disabled	EX0 = 1 ; Enabled

Interrupt Priority Register (IP).

(4)

X	X	X	PS	PTI	PKI	PTO	PKO
---	---	---	----	-----	-----	-----	-----

- * If any of this bit is set to 1; then it is highest priority.

Interrupt Control Registers

- * External Interrupts can be programmed to be either level triggered or edge triggered.

*


INT0

- Level triggered , if IT0 bit TCON reg is 0 .

- Edge triggered , if IT0 bit in TCON reg = 1 .

INT1 - Level triggered , If IT1 in TCON = 0
edge triggered , if IT1 in TCON = 1

Interfacing Lcd Module with 8051.



-It shows the Interfacing of a 20character x 20 line Lcd module with the 8051.

- The data lines are Connected to the port 1 of 8051 and Control lines R_S, R/W & E are driven by 3.2, 3.3 and 3.4 lines of port 3
- The Voltage of VEEpin is adjusted by a potentiometer to adjust the contrast of the Lcd.

Command Code:

- 1 - clear display screen
- 2 - Return home
- 3 - Decrement Cursor

6 - Increment Cursor

5 - shift display right

7 - shift display left

8 - Display off, Cursor off

A - Display off, Cursor ON.

C - Display off, Cursor off

E - Display off, Cursor ON

F - Display off, Cursor Linker

10 - shift cursor right

12 - shift cursor left

Program:

Mov A, Command 1

Lcall cmd

Lcall display

Mov A, Command 2

Lcall cmd

Lcall display

Mov A, # 'A'

Lcall data

Lcall delay

Mov A, # 'A'

Lcall data

Lcall delay

CMD : Mov A, , A
Clr b P3.3
Clr b P3.4
SET b P3.5
Clr b P3.5
RET

data : Mov P1, A
SETA P3.3
SETB P3.4
SETB P3.5
SETB P3.5
RET

Keyboard Interfacing:-

i) Simple keyboard Interface:

The Eight keys are individually connected to specific pins of port p1. Each port pin gives the status of key connected to that Pin. When port pin is logical 1, key is open, otherwise key is closed.

The figure shows the simple keyboard Interface.





Fig shows Simple Interface
Keyboard

Two Cases:

- i) Open \Rightarrow high, close \Rightarrow low
- ii) If press \perp it will bounce.

key bouncing



key	key code							
	D7	D6	D5	D4	D3	D2	D1	D0
k1	1	1	1	1	1	1	1	0
k2	1	1	1	1	1	1	0	1
k3	1	1	1	1	1	0	1	1
k4	1	1	1	1	0	1	1	1
k5	1	1	1	0	1	1	1	1
k6	1	1	0	1	1	1	1	1
k7	1	0	1	1	1	1	1	1
k8	0	1	1	1	1	1	1	1

(ii) Matrix keyboard Interface:-

In simple keyboard Interface one input line is required to interface one key and this number will increase with no of keys . Therefore such technique is not suitable when it is necessary to interface large no of keys . To reduce number of connection key are arranged in matrix form .

- The figure shows 16 keys arranged in four rows & four Columns , when keys are open , row & column do not have any connection .

- When a key is pressed, it shorts

Corresponding one row & one Column.




Fig : Matrix keyboard Connection.

- It shows the Interfacing of Matrix keyboard
- It requires two ports
 - Input port
 - output port
- Rows are Connected to the input port referred to as scan lines.
- Columns are Connected to the output port referred to as data bus.
- When any key is pressed it shorts Corresponding row & column.
- If the o/p line of this column is low,

it makes Corresponding row line low,
otherwise the state of rowline is high.

Program:-

Scan : Mov P1, # EF

Scan1: JNB P1.0, db -0

Scan2: JNB P1.1, db -1

Scan3: JNB P1.2, db -2

JNB P1.3, db -3

Mov P1, # DF

JNB P1.0, db -0

JNB P1.1, db -1

JNB P1.2, db -2

JNB P1.3, db -3

Mov P1, # BF

JNB P1.0, db -0

JNB P1.1, db -1

JNB P1.2, db -2

JNB P1.3, db -3

Lcall wait - 20 ms

JB P1.0, scan1

Mov A, # 00

LJMP get

Mov dptr, # tab

Lcall wait - 20 ms

Mov C A @ A + dpt,

JB P1.1, scan2

LJMP scan


Mov A, # 01

LJMP get

End.

ADC Interfacing :-

The ADC 0803, ADC 0804 and ADC 0805 are CMOS 8-bit successive-approximation analog to digital. These devices are designed to operate from common microprocessor control buses, with tri-state output latches driving the data bus, and are identical except for accuracy.



Pin diagram of ADC 0803 / 0804 / 0805

Features :-

- 8 bit successive Approximation ADC
- Conversion time 100μs
- Access time 135ns
- It has an on-chip clock generator,
- It does not require any zero adjustment
- It operates on single 5V power supply
- Output meet TTL Voltage level specification

Interfacing of ADC 0803/0804/0805 with 8051.

The fig shows the Interfacing of ADC 0803/0804/0805 with 8051 Using port1 and port2. Here, port1 is used to read digital data from ADC and port2 is used to provide Control signals to ADC 0803/0804/0805. Potentiometer is used to adjust V_{int} Voltage. The clock signal is provided using internal clock generator & two external Components, resistor and capacitor.

The frequency of such clock can be determined by


$$f = \frac{1}{1 \cdot IRC}$$

The typical Values are R=10k Ω and C=150pf with these Values we get approximately 606 kHz Clock frequency. In such case, the Conversion time is around 110 μs.

AD Conversation Program:

```
MOV P1, #0ffH ; Configure port1 as input  
BACK: CLR P2.6 ; [Make WR=0 and  
SETB P2.6 ; Make WR=1 to generate  
Start of Conversion pulse]  
AGAIN: JB P2.7, AGAIN ; Wait for end of Conversation.  
CLR P2.5 ; Enable Read  
MOV A, P1 ; Read data through PORT1  
SETB P2.5 ; Disable read after reading data  
SJMP BACK ; Go for next Conversation cycle
```

Post Connection to ADC 0804 with
self-clocking mode



DAC Interfacing :- Ic DAC 1408

The 1408 is an 8 bit R/2R ladder type D/A Converter Compatible with TTL and CMOS logic. It is designed to use where the output current is linear product of an eight-bit digital word.

Fig shows the pin diagram and block diagram for Ic 1408 DAC

Square wave :

To generate square wave first we have to output ff and then 00 on port1 of 8051. The port1 is connected as an i/p to the DAC 0808. According to Frequency requirement delay is provided between two o/p.

Program:

Mov Sp, #08H ; Initialize stack pointer

Repeat: Mov P1, #0FFH ; Load all 1's in port1

 ; Call Delay ; call delay routine

Mov P1, #00H ; Load all 0's in port1

 ; Call Delay ; Call delay routine

 ; JMP REPEAT ; Repeat

DELAY: Mov R0, #0FFH ; Load delay count

BACK: Mov R0, #0FFH ; Decrement & check

 ; DJNZ R0, BACK ; whether delay count
 ; is zero if not repeat
 ; the operation

RET ; Return to Main program

Sensor Interfacing:-


The National LM35 is a temperature sensor. It is a temperature-sensitive Voltage source. Its Output Voltage



Fig 1 Pin diagram

Interfacing DAC 1408 with 8051

Fig shows the interfacing of DAC 0808 with 8051 microController based system.



increases by 10mV for each $^{\circ}\text{C}$ increase in its temperature.

The fig shows the Circuit Connection for temperature sensor LM35




fig: Temperature Sensor Using AD590

Main program:-

MOV S1H, #30H ; Initialize stack

MOV P3, #OFFH ; Configure port3 as i/p

MOV P2, #OFFH ; Configure port2 as i/p

START : ACALL R_ADC ; Read data from ADC

ACALL BAC ; Convert binary to ASCII

ACALL COMT ; If temperature is greater
than 100°C make
buzzer on

O.w make buzzer off

ACALL LCD ; Display it on LCD

SJMP START ; Repeat.

External Memory Interface:-

To interface a memory chip to the microprocessor, the following signals are required to be generated.

i) Address bus signals

ii) Data bus signals

iii) Memory chip select signals

iv) Read control signal

v) Write Control signal. Only in
Erase SRAM

— Address and data bus signals are provided through alternate function in ports P0 & P2 pins.

- Pins P2.0 to P2.7 constitute A₈ to A₁₅ (i.e.) Higher order address lines.
 - Pin P0.0 to P0.7 represent both data lines (D₀-D₇) and lower-order address line A₀.
- The Memory chip select signals are obtained by decoding the address information, through a decoder.

The chip select signal to a Memory chip signifies that the address in question is contained in the chip & thus the read/write operation will be performed on the chip selected.

The Address space required for the application is decided and then, the same is divided into program & data memory as well as RAM & ROM.

— The Address space for each chip is decided & based on this, the decoder is connected to different address lines.

For External data Memory, \overline{RD} and \overline{WR} are used as read & write control signals. Fig. External data memory shows the Interfacing of the external data memory to the 8085P.

& Access to the external data memory can be either a 16 bit address or 8 bit address.

Only ROM is allowed on the External Program memory. \overline{PSEN} (program store enable) act on the read ctrl signal to access the Memory. Fig shows the Interfacing of External program memory to the 8081.

Merging the External data Memory & external program memory spaces into one single 64kB Memory space. Fig shows the interfacing of the combined external program & data Memories to Intel 8081.

\overline{WR} is used as write control signal.

\overline{PSEN} & \overline{RD} are ANDed to provide read ctrl signal.

Stepper Motor Using 8051

Q1. A Switch is connected to pin P2.4, write a ALP to monitor the states of switch and perform the following.

- (i) If $sw=0$; Stepper motor moves clockwise
- (ii) If $sw=1$; Stepper motor moves counter clockwise.

Clockwise (condition is
 $sw=0$)

CLR P2.7

Start: Mov DPTR, #4500;

Mov R0, #04;

Again: Mov A, @DPTR;

Push DPH;

Push DPL;

Mov DPTR, #FFC0H;

Mov R2, #04H;

Mov R1, #FFH;

Mov R3, #FFH;

DLY1: DJNZ R3, DLY;

DLY: DJNZ R1, DLY1;

Mov A, @DPTR;

Pop DPH;

Pop DPL;

Inc DPTR;

DJNZ R0, Again;

Lookup Table

Clockwise

4500 09

4501 05

4502 06

4503 0A

Anticlockwise
($sw=1$)

SETB P2.4.

Start: Mov DPTR, #4500

:

Repeat Same
Program

Anticlockwise

4500 0A

4501 06

4502 05

4503 09

DJNZ R0, Again.

2) Develop an 8086 based System to display a message "HELLO" in the Seven Segment LED display.

Execution: HELLO

7 Seg Display

Letter table

D	C	B	A	DP	G	F	E	DATA
1	0	0	1	1	0	0	0	H 98
0	1	1	0	1	0	0	0	E 68
0	1	1	1	1	1	0	0	L 7C
0	1	1	1	1	1	0	0	L 7C
0	0	0	0	1	1	0	0	0 OC

Program

Start: MOV SI, 1200

MOV CX, 000F — *No. of values*

MOV AX, 10; *Set CS:19 for 8-bit*

OUT C2, AX *char to display*

MOV AX, CC *Set CS:19 for clearing*

OUT C2, AX *display*

MOV AX, 90 *Write command to*

OUT C2, AX *display*

Next: MOV AX, [SI]


OUT C0, AX

CALL DELAY

INC SI

Loop Next

JMP Start



Lookup-table

1200	FF	
1201	FF	
1202	FF	
1203	FF	
1204	FF	
1205	FF	
1206	FF	
1207	FF	
1208	98	H
1209	68	E
120A	7C	L
120B	7C	L
120C	0C	O
120D	FF	
120E	FF	
120F	FF	

Delay: MOV DX, *ffcount*

Loop: DEC DX

JNZ loop

RET